Motivation

Glitch: a transition on a non-synchronous signal can cause the output of the combinational logic to temporarily change to an unstable value.

Synthesis-generated Glitch: synthesis tools can introduce glitches. This can happen even though the RTL design is free of such a glitch.

Problem: An example

- The netlist is boolean-logically equivalent to the RTL and passes standard logic equivalence checks.
- A glitch can propagate through the netlist, while the designer intended the RTL to block such a glitch.
- Synthesis can refactor a mux to shorten a critical path.
- Synthesis can add extra gates to satisfy min-hold-time constraints, especially for designs with high clock frequencies.

Formalization

For each combinational logic fan-in tree (DAG) with output q:

\[ G_{\text{RTL}}(s_q, n_q) \] denotes the value of \( q \) according to the RTL, and

\[ G_{\text{net}}(s_q, n_q) \] denotes the output of \( q \) according to the netlist. To detect glitches, we look for assignments to \( s_q \) and \( n_q \) for which \( G_{\text{net}} \) propagates an \( X \) to its output, but \( G_{\text{RTL}} \) does not. More formally,

\[ \forall s_q \in B^{|s_q|}, \forall n_q \in B^{|n_q|}, (G_{\text{net}}(s_q, n_q) = X) \Rightarrow (G_{\text{RTL}}(s_q, n_q) = \overline{X}). \] (1)

This says that the netlist produces no “unexplained” \( X \) values. Checking property glitchFree is complete for co-NP.

A stricter notion of a netlist being glitch-free:

\[ \exists s_q \in B^{|s_q|}, \exists n_q \in B^{|n_q|}, (\forall s_q \in B^{|s_q|}, \forall n_q \in B^{|n_q|}, G_{\text{net}}(s_q, n_q) = b) \Rightarrow G_{\text{net}}(s_q, n_q) = b. \] (2)

This says that for every valuation of the synchronous inputs for which the output does not depend on boolean-valued, non-synchronous inputs, \( X \) values for the non-synchronous inputs do not affect the output either.

Property glitchFree2 does not require an RTL description of the function; however, checking glitchFree2 is complete for \( \Pi_2 \).

Glitch Hunter

- Sequential Glitch Hunter: ACL2 provides a comprehensive Verilog front-end and a SAT solver interface. Theorems are automatically generated.
- Parallel Glitch Hunter: distribute computation over multiple machines by leveraging the ACL2 certification method and the Unix Make utility.

Results

<table>
<thead>
<tr>
<th>Module</th>
<th>#gates</th>
<th>#FFs</th>
<th>GH-FFs</th>
<th>( T_{32} )</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>1264</td>
<td>721</td>
<td>221</td>
<td>(30.7%)</td>
</tr>
<tr>
<td>B</td>
<td>10923</td>
<td>4256</td>
<td>2378</td>
<td>(55.9%)</td>
</tr>
<tr>
<td>C</td>
<td>90132</td>
<td>18774</td>
<td>2045</td>
<td>(13.7%)</td>
</tr>
<tr>
<td>D</td>
<td>29018</td>
<td>5092</td>
<td>2290</td>
<td>(45.0%)</td>
</tr>
<tr>
<td>E</td>
<td>238783</td>
<td>177996</td>
<td>63415</td>
<td>(30.0%)</td>
</tr>
</tbody>
</table>

1. For modules with a few thousand gates, the time to dispatch jobs in the cluster dominates, and 16 or 32 processors seems optimal.
2. For modules with hundreds of thousands of gates, the preprocessing step becomes a sequential bottleneck accounting for about 2% of the total computation and limiting speed-up to around 50.
3. Outlier module D for preprocessing time due to combinational loops.

Conclusion & Future Work

We presented a precise, logical definition of synthesis-generated glitches. We implemented a tool that solves this problem for real modules from designs in industry. We demonstrated a parallel implementation that runs on linux server clusters that are standard in industry. We hope commercial CDC verification tools can benefit from this approach.