

SM213 machine language instructions are 2 or 6 bytes. The first 2 bytes are split into 4 hex digits of 4 bits each for the opcode and the three operands: *Opcode*, *Op0*, *Op1*, *Op2*. There are 16 possible opcodes, numbered 0 through F in hex. The meaning and use of the three operands is different for each opcode, and is given in the first table using these letters: for registers 0-7, *s* for source, *d* for destination, *i* for index. The letters *p* and *o* for offsets represent an actual number, not a register, and may use either one or two hex digits. Offsets indicated with *o* in assembly are stored in compressed form as *p* in machine code (meaning  $o \times 2$  or  $o \times 4$ , as in the semantics column). The placeholder - means the hex digit is ignored. The second table contains examples.

Operation	Machine Language	Semantics/RTL	Assembly
load immediate	0 <i>d</i> -- <i>vvvvvvvv</i>	$r[d] \leftarrow vvvvvvvv$	ld \$ <i>vvvvvvvv</i> , <i>rd</i>
load base+off	1 <i>psd</i>	$r[d] \leftarrow m[(o = p \times 4) + r[s]]$	ld <i>o(rs)</i> , <i>rd</i>
load indexed	2 <i>s id</i>	$r[d] \leftarrow m[r[s] + r[i] \times 4]$	ld ( <i>rs,ri,4</i> ), <i>rd</i>
store base+off	3 <i>spd</i>	$m[(o = p \times 4) + r[d]] \leftarrow r[s]$	st <i>rs</i> , <i>o(rd)</i>
store indexed	4 <i>sd i</i>	$m[r[d] + r[i] \times 4] \leftarrow r[s]$	st <i>rs</i> , ( <i>rd,ri,4</i> )
halt	F000	(stop execution)	halt
nop	FF00	(do nothing)	nop
rr move	60 <i>sd</i>	$r[d] \leftarrow r[s]$	mov <i>rs</i> , <i>rd</i>
add	61 <i>sd</i>	$r[d] \leftarrow r[d] + r[s]$	add <i>rs</i> , <i>rd</i>
and	62 <i>sd</i>	$r[d] \leftarrow r[d] \& r[s]$	and <i>rs</i> , <i>rd</i>
inc	63- <i>d</i>	$r[d] \leftarrow r[d] + 1$	inc <i>rd</i>
inc addr	64- <i>d</i>	$r[d] \leftarrow r[d] + 4$	inca <i>rd</i>
dec	65- <i>d</i>	$r[d] \leftarrow r[d] - 1$	dec <i>rd</i>
dec addr	66- <i>d</i>	$r[d] \leftarrow r[d] - 4$	deca <i>rd</i>
not	67- <i>d</i>	$r[d] \leftarrow \sim r[d]$	not <i>rd</i>
shift	7 <i>dvv</i>	$r[d] \leftarrow r[d] \ll vv$ $r[d] \leftarrow r[d] \gg -vv$ (if <i>vv</i> is negative)	shl \$ <i>vv</i> , <i>rd</i> shr \$- <i>vv</i> , <i>rd</i>
branch	8- <i>pp</i>	$pc \leftarrow (aaaaaaaa = pc + pp \times 2)$	br <i>aaaaaaaa</i>
branch if equal	9 <i>spp</i>	if $r[s] == 0$ : $pc \leftarrow (aaaaaaaa = pc + pp \times 2)$	beq <i>rs</i> , <i>aaaaaaaa</i>
branch if greater	A <i>spp</i>	if $r[s] > 0$ : $pc \leftarrow (aaaaaaaa = pc + pp \times 2)$	bgt <i>rs</i> , <i>aaaaaaaa</i>
jump immediate	B--- <i>aaaaaaaa</i>	$pc \leftarrow aaaaaaaaa$ with .pos <i>aaaaaaaa label</i> :	j <i>label</i>
get program counter	6F <i>pd</i>	$r[d] \leftarrow pc + (o = 2 \times p)$	gpc \$ <i>o</i> , <i>rd</i>
jump base+off	C <i>spp</i>	$pc \leftarrow r[s] + (o = 2 \times pp)$	j <i>o(rs)</i>
jump indir,b+off	D <i>spp</i>	$pc \leftarrow m[(o = 4 \times pp) + r[s]]$	j * <i>o(rs)</i>
jump indir,index	E <i>s i-</i>	$pc \leftarrow m[4 \times r[i] + r[s]]$	j *( <i>rs,ri,4</i> )

Operation	Machine Language Example	Assembly Language Example
load immediate	0100 00001000	ld \$0x1000, r1
load base+off	1123	ld 4(r2), r3
load indexed	2123	ld (r1,r2,4), r3
store base+off	3123	st r1, 8(r3)
store indexed	4123	st r1, (r2,r3,4)
halt	F000	halt
nop	FF00	nop
rr move	6012	mov r1, r2
add	6112	add r1, r2
and	6212	and r1, r2
inc	6301	inc r1
inc addr	6401	inca r1
dec	6501	dec r1
dec addr	6601	deca r1
not	6701	not r1
shift	7102	shl \$2, r1
	71FE	shr \$2, r1
branch	1000: 8004	br 0x100a
branch if equal	1000: 9104	beq r1, 0x100a
branch if greater	1000: A104	bgt r1, 0x100a
jump immediate	B000 00001000	j label and elsewhere .pos 0x1000 label:
get program counter	6F31	gpc \$6, r1
jump base+off	C102	j 8(r1)
jump indir b+o	D102	j *8(r1)
jump indir index	E120	j *(r1,r2,4)