
	About the Course	Reading	Course Policies		
CPSC 213 Introduction to Computer Systems Unit 0 Introduction	<ul> <li>it's all on the web page</li> <li>http://www.ugrad.cs.ubc.ca/~cs213/winter11t2/</li> <li>news, admin details, schedule and readings</li> <li>lecture slides (always posted before class)</li> <li>213 Companion (the PDF)</li> <li>Piazza for discussion</li> <li>enstra (coming scoon) secure download</li> <li>updated often, don't forget to reload page!</li> <li>instructor: Tamara Munzner</li> <li>call me Tamara or Dr. Munzner, as you like</li> <li>office hours X661 2pm-3pm Mondays/Fridays or by appointment</li> </ul>	<ul> <li>see web page for exact schedule</li> <li>textbook: Bryant and O'Hallaron</li> <li>also used in CPSC 313 followon course</li> <li>ok to use either 1st or 2nd edition (very little difference for us)</li> </ul>	<ul> <li>read http://www.ugrad.cs.ubc.ca/~cs213/winter11t2/policies.html</li> <li>marking <ul> <li>labs: 20%</li> <li>10 labs/assignments (same thing, no separate lab material)</li> <li>one week for each, usually out Monday morning and due next Monday 6pm</li> <li>quizzes: 30%, best 3 out of 4</li> <li>Jan 27, Feb 10, Mar 2, Mar 23: first ~20 min of class</li> <li>final: 50%</li> <li>date TBD. do not book tickets out of town until announced!</li> <li>must pass labs and quizzes and final (50% or better) to pass course</li> </ul> </li> <li>regrading <ul> <li>detailed argument in writing required</li> <li>wait 24 hours after work/solutions returned</li> <li>email TA first for assignments, then instructor if not resolved</li> <li>bring paper to instructor for quizzes/midterms</li> </ul> </li> </ul>		
Late/Missed Work, Illness	Plagiarism and Cheating		Overview of the course		
<ul> <li>late work penalty is 20% each day (or fraction of day)</li> <li>no exceptions</li> <li>handin drafts early, handin often: do not wait until last minute!</li> <li>check what you have handed in!</li> <li>email me immediately if you'll miss lab/exam from illness</li> <li>written documentation due within 7 days after you return to school</li> <li>copy of doctor's note or other proof (ICBC accident report, etc)</li> <li>written cover sheet with dates of absence and list of work missed</li> <li>I'll decide on how to handle</li> <li>might give extension if solutions not out yet</li> <li>might grade you only on completed work</li> </ul>	<ul> <li>• work together and help each other! but don't cheat!</li> <li>• ever present anyone else's work as your own</li> <li>• ut don't let this stop you from helping each other learn</li> <li>• genard discussion always fine</li> <li>• one-hour context switch rule for specific discussions (Gilligan's Island rule)</li> <li>• one that writem notes</li> <li>• one at down to be twork on your own</li> <li>• one at down to be twork on your own</li> <li>• oludal let of names thy ut had significant discussions with others</li> <li>• one allowed</li> <li>• overling as a team and handing in joint work as your own</li> <li>• looking at somebody else's paper or smuggling notes into exam</li> <li>• putging on giving code, electronically or hardcopy</li> <li>• typing in code from somebody else's screen</li> <li>• using code from previous terms</li> <li>• paying somebody to write your code</li> <li>• it's a bad idea: you don't learn the stuff, and we'll probably catch you</li> <li>• to prosecute, so that it's a level playing field for everybody else</li> <li>• possible penalties: 0 for the work, 0 for the course, permanent notation in transcript, suspended</li> </ul>	A Program is a Machine But, how does it work?	<ul> <li>Hardware context of a single executing program         <ul> <li>hardware context is CPU and Main Memory</li> <li>develop CPU architecture to implement C and Java</li> <li>differentiate compiler (static) and runtime (dynamic) computation</li> </ul> </li> <li>System context of multiple executing programs with IO         <ul> <li>extend context to add IO, concurrency and system software</li> <li>thread abstraction to hide IO asynchrony and to express concurrency</li> <li>synchronization to manage concurrency</li> <li>virtual memory to provide multi-program, single-system model</li> <li>hardware protection to encapsulate operating system</li> <li>message-passing to communicate between processes and machines</li> </ul> </li> <li>COAL: To develop a model of computation that is rooted in what really happens when programs execute.</li> </ul>		
<ul> <li>What you will get out of this</li> <li>Become a better programmer by <ul> <li>deepening your understand of how programs execute</li> <li>learning to build concurrent and distributed programs</li> </ul> </li> <li>Learn to design real systems by <ul> <li>evaluating design trade-offs through examples</li> <li>distinguish static and dynamic system components and techniques</li> </ul> </li> <li>Impress your friends and family by <ul> <li>telling them what a program really is</li> </ul> </li> </ul>	What do you know now?	What happens when a program runs Here's a program [class SortedList {     static SortedList alist;     int size;     int list[];     void insert (int aValue) {         int i = 0;         while (list[i] <= aValue)         i++;         for (int j=size-1; j>=i; j)         list[j+1] = list[];         list[j] = aValue;         size++;         }     What do you understand about the execution of insert?	• Example • list stores { 1, 3, 5, 7, 9 } • SortedList.aList.insert(6) is called • Data structures • draw a diagram of the data structures • as they exist just before insert is called SortedList Class aList a SortedList Object size 5 list 0 0 0 0 0 0 0 0 0 0 0 0 0		
<ul> <li>Data structures</li> <li>let's dig a little deeper</li> <li>which of these existed before program started?</li> <li>these are the static features of the program</li> <li>which were created by execution of program?</li> <li>these are the dynamic features of the program</li> <li>these are the dynamic features of the program</li> <li>SortedList Class alist</li> <li>a SortedList Object</li> <li>size size size of optimized of the source of the program</li> <li>SortedList Object</li> </ul>	• Execution of insert <ul> <li>how would you describe this execution?</li> <li>carefully, step by step?</li> </ul> Sequence of Instructions <ul> <li>program order</li> <li>changed by control-flow structures</li> </ul> [secure SortedList.list.insert(6)] <ul> <li>rifisit()=value goto end-while (1&gt;6)</li> <li>rifisit()=value (1)</li> <lirifisit(< td=""><td><ul> <li>Execution: What you Already Knew</li> <li>Data structures <ul> <li>variables have a storage location and a value</li> <li>some variables are created before the program starts</li> <li>some variables are created by the program while it runs</li> <li>variable values can be set before program runs or by the execution</li> </ul> </li> <li>Execution of program statements <ul> <li>execution is a sequence of steps</li> <li>sequence-order can be changed by certain program statements</li> <li>each step executes an instruction</li> <li>instructions access variables, do arithmetic, or change control flow</li> </ul> </li> </ul></td><td>An Overview of Computation</td></lirifisit(<></ul>	<ul> <li>Execution: What you Already Knew</li> <li>Data structures <ul> <li>variables have a storage location and a value</li> <li>some variables are created before the program starts</li> <li>some variables are created by the program while it runs</li> <li>variable values can be set before program runs or by the execution</li> </ul> </li> <li>Execution of program statements <ul> <li>execution is a sequence of steps</li> <li>sequence-order can be changed by certain program statements</li> <li>each step executes an instruction</li> <li>instructions access variables, do arithmetic, or change control flow</li> </ul> </li> </ul>	An Overview of Computation		



## Simulating a Processor Implementation

						T2/Snippets/S6-if.s
	Open Save As Reset Data Checkpoint Data Rue Ran Slowly Hult Stoner Faster Step					
Java simulator	Register File Reg Views Nemory - 100 Instructions - 100					
	Reg Value As let As Ref	Add: 0 1 2 3	8 Addr Mac	Label	Asm	Comment
oura onnaiator	** ######1	0-100 00 00 00 00	C 0x180		Se, rê	10-64
	r1: 00000082 2	0x204:18 00 18 00	D @x186: 1000		8x8(r8), r8	r0 = a
	72: 00000000 0	0.201 01 00 00 00	0 0x108: 01 00002000		59, r1 8x8(r1), r1	r1 = 60 r1 = 0
<ul> <li>edit/execute assembly-language</li> </ul>	r1: 00000000 0	0110: 20 00 10 11 0110: 40 12 47 42	C Baller HIL		r1, r1	/1 = 0
- euil/execute assembly-ialiguage	15 0000000 0	01114-63 67 61 67	C 8112 40.0			temp c = 10
, , ,	rf: 00000000 0	9x118: 47 87 68 13	D @114:40-2	Levi		terry ( = - b
	r7 0000000 0	0.11: 50 01 60 05	O @x116 #107	060	18.12	temp c = a-b
<ul> <li>see register file, memory, etc.</li> </ul>		0+120: 00 00 00 00	0 0x118: olif.	bg4	r2, then	if (a)-bi gets +2
		0+124: 30 00 33 00	Bulle: (00.)	else mev		temp_max = b
		0x125: f0 00 00 00	0 0x11c: s-st	54	end_if	gata +1
			Balle: eess	then nev	19, 13	Temp_max = a
	Current Instruction		D Bal20: on- onecome	end_1f Ld	Secur, re	r0 – ámas
	add r0, r2		D 8x125: 1100	58	r3, 8x8(r8)	max = temp_max
			D 0+128: 19			
	$r[2] \le r[2] = r[0]$	Memory - 1000		Data - 1000		
	Rep Value	Addr 0 1 2 3	As int As Ref Lab	·	Comment	
	PC 00000118		1	+ + Data = 2000		
	Instruction 6182 00000000	Memory - 2000	An Intell And Red. 1. Units		Comment	
	Ins Op Code: 6	Addr 0 1 2 3	As Int As Ref Lab	*	Comment	
	Ins Op 0: 1 Ins On 2 B	Memory - 2000		Data - 3000		
You will implement	Ins Op 2:2		As Int As Ref Lab		Comment	
YOU WIII IMOIEMENI	Ins. On Jewer #2	AUDIT OF ALL ALL ALL		the state	Conners	
	In Ca fut appagage					
-		10 104			· · · · · · · · · · · · · · · · · · ·	
• the <i>fetch</i> + <i>execute</i> logic						
e the retern + execute logic						
0	Δ					
• for every instruction in SM213 IS	A					
• for every instruction in SM213 IS				.c		
0		Execu	te it	≁⊺	ick C	lock
• for every instruction in SM213 IS		Execu	te it	<b>→</b> [1	ick C	lock
• for every instruction in SM213 IS		Execu	te it	<b>→</b> [1	ick C	lock
• for every instruction in SM213 IS		Execu	te it	<b>-</b>	ick C	lock
• for every instruction in SM213 IS		Execu	te it	<b>→</b> [1	ick C	lock
• for every instruction in SM213 IS.		Execu	te it	<b>→</b> ( <sup>+</sup>	ick C	lock
• for every instruction in SM213 IS.		Execu	te it	<b>≻</b> [*	ick C	lock
• for every instruction in SM213 IS. Fetch Instruction from Memory		Execu	te it	<b>→</b> [1	ick C	lock
• for every instruction in SM213 IS. Fetch Instruction from Memory		Execu	te it	<b>→</b> [1	ick C	lock
• for every instruction in SM213 IS		Execu	te it	<b>→</b> [⊺	ick C	lock
• for every instruction in SM213 IS. Fetch Instruction from Memory SM213 ISA	<u>)+(</u>				ick C	lock
• for every instruction in SM213 IS. Fetch Instruction from Memory SM213 ISA	<u>)+(</u>				ick C	lock
• for every instruction in SM213 IS. Fetch Instruction from Memory	<u>)+(</u>				ick C	lock

• patterned after MIPS ISA, one of the 2 first RISC architectures