

# SM213 Instruction Set Architecture

2012-02-02 02:55:30

SM213 machine language instructions are 2 or 6 bytes. The first 2 bytes are split into 4 hex digits of 4 bits each for the opcode and the three operands: *Opcode*, *Op0*, *Op1*, *Op2*. There are 16 possible opcodes, numbered 0 through F in hex. The meaning and use of the three operands is different for each opcode, and is given in the first table using these letters: for registers 0-7, *s* for source, *d* for destination, *i* for index. The letters *p* and *o* for offsets represents an actual number, not a register, and may use either one or two hex digits. Offsets indicated with *o* in assembly are stored in compressed form as *p* in machine code (meaning  $o \times 2$  or  $o \times 4$ , as in the semantics column). The placeholder - means the hex digit is ignored. The second table contains examples.

Operation	Machine Language	Semantics/RTL	Assembly
load immediate	0d-- vvvvvvvv	$r[d] \leftarrow vvvvvvvv$	ld \$vvvvvvvv, rd
load base+dis	1psd	$r[d] \leftarrow m[(o = p \times 4) + r[s]]$	ld o(rs), rd
load indexed	2s id	$r[d] \leftarrow m[r[s] + r[i] \times 4]$	ld (rs,ri,4), rd
store base+dis	3spd	$m[(o = p \times 4) + r[d]] \leftarrow r[s]$	st rs, o(rd)
store indexed	4sd i	$m[r[d] + r[i] \times 4] \leftarrow r[s]$	st rs, (rd,ri,4)
halt	F000	(stop execution)	halt
nop	FF00	(do nothing)	nop
rr move	60sd	$r[d] \leftarrow r[s]$	mov rs, rd
add	61sd	$r[d] \leftarrow r[d] + r[s]$	add rs, rd
and	62sd	$r[d] \leftarrow r[d] \& r[s]$	and rs, rd
inc	63-d	$r[d] \leftarrow r[d] + 1$	inc rd
inc addr	64-d	$r[d] \leftarrow r[d] + 4$	inca rd
dec	65-d	$r[d] \leftarrow r[d] - 1$	dec rd
dec addr	66-d	$r[d] \leftarrow r[d] - 4$	deca rd
not	67-d	$r[d] \leftarrow \sim r[d]$	not rd
shift	7dvv	$r[d] \leftarrow r[d] \ll vv$ $r[d] \leftarrow r[d] \gg -vv$ (if <i>vv</i> is negative)	shl \$vv, rd shr \$-vv, rd
branch	8-pp	$pc \leftarrow (aaaaaaaa = pc + pp \times 2)$	br aaaaaaaaa
branch if equal	9spp	if $r[s] == 0$ : $pc \leftarrow (aaaaaaaa = pc + pp \times 2)$	beq rs, aaaaaaaaa
branch if greater	A spp	if $r[s] > 0$ : $pc \leftarrow (aaaaaaaa = pc + pp \times 2)$	bgt rs, aaaaaaaaa
jump	B--- aaaaaaaaa	$pc \leftarrow aaaaaaaaa$ with .pos aaaaaaaaa label:	j label
get program counter	6Fpd	$r[d] \leftarrow pc + (o = 2 \times p)$	gpc \$o, rd
jump indirect	C spp	$pc \leftarrow r[s] + (o = 2 \times pp)$	j o(rs)
jump double ind,b+disp	D spp	$pc \leftarrow m[(o = 4 \times pp) + r[s]]$	j *o(rs)
jump double ind,index	E s i-	$pc \leftarrow m[4 \times r[i] + r[s]]$	j *(rs,ri,4)

Operation	Machine Language Example	Assembly Language Example
load immediate	0100 00001000	ld \$0x1000, r1
load base+dis	1123	ld 4(r2), r3
load indexed	2123	ld (r1,r2,4), r3
store base+dis	3123	st r1, 8(r3)
store indexed	4123	st r1, (r2,r3,4)
halt	F000	halt
nop	FF00	nop
rr move	6012	mov r1, r2
add	6112	add r1, r2
and	6212	and r1, r2
inc	6301	inc r1
inc addr	6401	inca r1
dec	6501	dec r1
dec addr	6601	deca r1
not	6701	not r1
shift	7102	shl \$2, r1
	71FE	shr \$2, r1
branch	1000: 8004	br 0x100a
branch if equal	1000: 9104	beq r1, 0x100a
branch if greater	1000: A104	bgt r1, 0x100a
jump	B000 00001000	j label and elsewhere .pos 0x1000 label:
get program counter	6F31	gpc \$6, r1
jump indirect	C102	j 8(r1)
jump double ind, b+disp	D102	j *8(r1)
jump double ind, index	E120	j *(r1,r2,4)