CPSC 213

Introduction to Computer Systems

Unit 3

Course Review

Learning Goals 2

- Read Assembly
- Read assembly code
- Write Assembly
- Write assembly code
- ISA-PL Connection
- Connection between ISA and high-level programming language
- Asynchrony
- PIO, DMA, interrupts and asynchronous programming
- Threads
- Using and implementing threads
- Synchronization
- Using and implementing spinlocks, monitors, condition variables and semaphores

Virtual Memory

Virtual memory translation and implementation tradeoffs

Learning Goals 1


- Memory
 - Endianness and memory-address alignment
- Globals
 - Machine model for access to global variables; static and dynamic arrays and structs
- Pointers
- Pointers in C, & and * operators, and pointer arithmetic
- Instance Variables
 - Instance variables of objects and structs
- Dynamic Storage
 - Dynamic storage allocation and deallocation
- If and Loop
 - If statements and loops
- Procedures
 - Procedures, call, return, stacks, local variables and arguments
- Dynamic Flow Control
 - Dynamic flow control, polymorphism, and switch statements

Big Ideas: First Half

- Static and dynamic
 - anything that can be determined before execution (by compiler) is called static
 - anything that can only be determined during execution (at runtime) is called dynamic

SM-213 Instruction Set Architecture

hardware context is CPU and main memory with fetch/execute loop



Memory Access

Memory is


• an array of bytes, indexed by byte address

Memory access is

- restricted to a transfer between registers and memory
- the ALU is thus unchanged, it still takes operands from registers
- this is approach taken by Reduced Instruction Set Computers (RISC)

Common mistakes

- wrong: trying to have instruction read from memory and do computation all at once
 must always load from memory into register as first step, then do ALU computations from registers only
- wrong: trying to have instruction do computation and store into memory all at once
 all ALU operations write to a register, then can store into memory on next step



Numbers

Hex vs. decimal vs. binary

• in SM-213 assembly

- 0x in front of number means it's in hex

- otherwise it's decimal
- converting from hex to decimal
 - convert each hex digit separately to decimal
 - $-0x2a3 = 2x16^2 + 10x16^1 + 3x16^0$
- converting from hex to binary
 - convert each hex digit separately to binary: 4 bits in one hex digit
- converting from binary to hex
 - convert each 4-bit block to hex digit

exam advice

- reconstruct your own lookup table in the margin if you need to do this

hex	bin
0	0000
1	0001
2	0010
3	0011
4	0100
5	0101
6	0110
7	0111
8	1000
9	1001
A	1010
В	1011
С	1100
D	1101
E	1110
F	1111
	0 1 2 3 4 5 6 7 8 9 A B C D E

Loading and Storing

load into register

- immediate value: 32-bit number directly inside instruction
- from memory: base in register, direct offset as 4-bit number

offset/4 stored in machine language

common mistake: forget 0 offset when just want store value from register into memory

- from memory: base in register, index in register
- computed offset is 4*index
- from register
- store into memory
 - base in register, direct offset as 4-bit number
 - base in register, index in register

• common mistake: cannot directly store immediate value into memory

Name	Semantics	Assembly	Machine
load immediate	r[d] ← v	ld \$v, rd	0d vvvvvvv
load base+offset	$r[d] \leftarrow m[r[s]+(o=p*4)]$	ld o(rs), rd	1psd
load indexed	r[d] ← m[r[s]+4*r[i]]	ld (rs,ri,4), rd	2sid
register move	r[d] ← r[s]	mov rs, rd	60sd
store base+offset	$m[r[d]+(o=p*4)] \leftarrow r[s]$	st r s , o(r d)	3spd
store indexed	m[r[d]+4*r[i]] ← r[s]	st r s , (r d ,r i ,4)	4sdi


Numbers

Common mistakes

- treating hex number as decimal: interpret 0x20 as 20, but it's actually decimal 32
- using decimal number instead of hex: writing 0x20 when you meant decimal 20
- wasting your time converting into format you don't particularly need
- wasting your time trying to do computations in unhelpful format
- think: what do you really need to answer the question?
- adding small numbers easy in hex: B+2=D
- for serious computations consider converting to decimal
- unless multiply/divide by power of 2: then hex or binary is fast with bitshifting!

Two's Complement: Reminder

unsigned



Endianness

Consider 4-byte memory word and 32-bit register

it has memory addresses i, i+1, i+2, and i+3


• we'll just say its "at address i and is 4 bytes long"

• e.g., the word at address 4 is in bytes 4, 5, 6 and 7.

Big or Little Endian

• we could start with the BIG END of the number

- most computer makers except for Intel, also network protocols



Two's Complement and Sign Extension

Common mistakes:

forgetting to pad with 0s when sign extended

normally, pad with 0s when extending to larger size

0x8b byte (139) becomes 0x000008b int (139)

but that would change value for negative 2's comp:

• 0xff byte (-1) should not be 0x000000ff int (255)

so: pad with Fs with negative numbers in 2's comp:

• 0xff byte (-1) becomes 0xffffffff int (-1)

in binary: padding with 1, not 0

reminder: why do all this?

add/subtract works without checking if number positive or negative

Alignment

Memory

- - -

i

i + 1


i + 2

i + 3

11

Power-of-two aligned addresses simplify hardware

• required on many machines, faster on all machines



computing alignment: for what size integers is address X aligned?


- byte address to integer address is division by power to two, which is just shifting bits

j / 2^k == j >> k

- convert address to decimal; divide by 2, 4, 8, 16,; stop as soon as there's a remainder
- convert address to binary; sweep from right to left, stop when find a 1

(j shifted k bits to right)

Static Variable Access (static arrays)



Static Memory Layout

0x1000: value of a 0x2000: value of b[0] 0x2004: value of b[1] ... 0x2020: value of b[9]

• Key observations

- address of b[a] cannot be computed statically by compiler
- address can be computed dynamically from base and index stored in registers
 - element size can known statically, from array type

Array access: use load/store indexed instruction

Name	Semantics	Assembly	Machine
load indexed	r[d] ← m[r[s]+4*r[i]]	ld (rs,ri,4), rd	2sid
store indexed	m[r[d]+4*r[i]] ← r[s]	st r s , (r d ,ri,4)	4sdi

Dereferencing Registers

Common mistakes

- no dereference when you need it
- extra dereference when you don't need it
- example

```
Id $a_data, r0 # r0 = address of a
Id (r0), r1 # r1 = a
Id $b_data, r2 # r2 = address of b
Id (r2), r3 # r3 = b
st r1, (r3,r1,4) # b[a] = a
```


- a dereferenced once
- b dereferenced twice
 - once with offset load
- once with indexed store
- no dereference: value in register
- one dereference: address in register
- two dereferences: address of pointer in register

Static vs Dynamic Arrays

Same access, different declaration and allocation

for static arrays, the compiler allocates the whole array

for dynamic arrays, the compiler allocates a pointer



Basic ALU Operations

Arithmetic

Name	Semantics	Assembly	Machine
register move	r[d] ← r[s]	mov rs, rd	60sd
add	r[d] ← r[d] + r[s]	add rs, rd	61sd
and	r[d] ← r[d] & r[s]	and rs, rd	62sd
inc	r[d] ← r[d] + 1	inc rd	63-d
inc address	r[d] ← r[d] + 4	inca rd	64-d
dec	r[d] ← r[d] – 1	dec rd	65-d
dec address	r[d] ← r[d] – 4	deca rd	66-d
not	r[d] ← ~ r[d]	not rd	67-d

Shifting, NOP and Halt

Name	Semantics	Assembly	Machine
shift left	r[d] ← r[d] << S = s	shl rd, <mark>s</mark>	7455
shift right	r[d] ← r[d] >> S = - s	shr rd, s	<mark>7d</mark> SS
halt	halt machine	halt	f0
пор	do nothing	nop	ff

Summary: Static Scalar and Array Variables

Static variables

• the compiler knows the address (memory location) of variable

Static scalars and arrays

• the compiler knows the address of the scalar value or array

Dynamic arrays

• the compiler does not know the address the array


What C does that Java doesn't

- static arrays
- arrays can be accessed using pointer dereferencing operator
- arithmetic on pointers

What Java does that C doesn't

- typesafe dynamic allocation
- automatic array-bounds checking

Static vs. Dynamic Structs




Static and dynamic differ by an extra memory access

dynamic structs have dynamic address that must be read from memory

struct D d0; d0.e = d0.f;	<pre>struct D* d1; d1->e = d1->f;</pre>
0x1000: value of d0.e 0x1004: value of d0.f	0x1000: 0x2000
0X1004. Value of d0.1	0x2000: value of d1->e 0x2004: value of d1->f
m[0x1000] ← m[0x1004]	m[m[0×1000]+0] ← m[m[0×1000]+4]
r[0] ← 0×1000	$ \begin{array}{ccc} r[0] & \leftarrow 0 \times 1000 \\ r[1] & \leftarrow m[r[0]] & \leftarrow \\ r[2] & \leftarrow m[r[1]+4] \end{array} \end{array} $

Structs



Key observation

- offset from base of struct to a specific field is static
 - can always be computed by compiler
- address can be computed dynamically from base stored in register and offset computed by compiler and encoded directly into instruction
 - difference from arrays: fields do not all have to be same size, so cannot necessarily compute offset from index

Struct access: use load/store offset instruction

Name	Semantics	Assembly	Machine
load base+offset	$r[d] \leftarrow m[r[s]+(o=p*4)]$	ld o(rs), rd	1psd
store base+offset	m[r[d]+(o=p*4)] ← r[s]	st r <mark>s</mark> , o(r d)	3spd

Static Control Flow for If/Loop

conditional branches: do if register is

- equal to zero
- greater than zero
- often requires ALU calculation to change condition into zero check
 - tradeoff is keep ISA compact, vs. require more instructions to execute desired behavior
 - continue with RISC approach: pick compact

unconditional

- PC-relative (branch)
 - 8 bits to encode address with respect to current PC, fits into 2-byte instruction
 - in assembly, target is label specifying location
- absolute (jump)
 - 32 bits to encode address, requires 6-byte instruction

Name	Semantics	Assembly	Machine
branch	$pc \leftarrow (a==pc+oo*2)$	br a	8-00
branch if equal	$pc \leftarrow (a==pc+oo*2) \text{ if } r[c]==0$	beq r c , a	<mark>9</mark> coo
branch if greater	$pc \leftarrow (a==pc+oo*2) \text{ if } r[c]>0$	bgt r <mark>c</mark> , a	acoo
jump	pc ← a (a specified as label)	j a	b aaaaaaaa

Implementing *for* Loops

for (i=0; i<10; i++) s += a[i];

Transformation

- calculate condition into zero check
- use two branches
 - conditional to end at start
- unconditional after loop body
- defer store to memory
 - only after loop end
 - (when posssible)

temp_i=0 temp s=0loop: temp t=temp i-9 if temp_t>0 goto end_loop temp s + = a[temp i]temp i++ goto loop end loop: s=temp s i=temp i

 $\# r0 = temp_i = 0$

r1 = address of a[0]

 $\# r2 = temp_s = 0$

ld \$0x0, r0

ld \$0x0, r2

ld \$a, r1

Id 0xffffff7, r4 # r4 = -9mov r0, r5 # r5 = temp_i add r4, r5 # r5 = temp i-9 bgt r5, end_loop # if temp_i>9 goto +4 ld (r1, r0, 4), r3 # r3 = a[temp_i] add r3, r2 # temp_s += a[temp_i] inc r0 # temp i++ br loop # qoto -7 end_loop: ld \$s, r1 # r1 = address of s st r2, 0x0(r1) # s = temp_s st r0, 0x4(r1) # i = temp i

Implementing *if-then-else*

if (a > b)max = a;else max = b;

Transformations: same idea

- calculate condition into zero check
- two branches for most cases
 - conditional on top
- unconditional to bottom to skip next case except for last case, do not need
- defer store to memory when possible

Common mistake (if and for)

only using one branch

```
temp a=a
      temp_b=b
      temp_c=temp_a-temp_b
       goto then if (temp_c>0)
      temp_max=temp_b
else:
       qoto end if
then: temp_max=temp_a
end_if: max=temp_max
```

ld \$a, r0 ld <mark>0x0</mark> (r0), r0 ld \$b, r1	# r0 = &a # r0 = a # r1 = &b
ld 0x0(r1), r1	# r1 = b
mov r1, r2	# r2 = b
not r2	# temp_c = ! b
inc r2	# temp_c = – b
add r0, r2	# temp_c = a-b
bgt r2, then	# if (a>b) goto +2
else: mov r1, r3	# temp_max = b
br end_if	# goto +1
then: mov r0, r3	# temp_max = a
end_if: ld \$max, r0	# r0 = &max
st r3, <mark>0x0</mark> (r0)	# max = temp_max

24

Static Control Flow: Procedure Calls

loop:

Set up return value

- read the value of the program counter (PC): convention is to use r6
- increment to skip next two instructions (incr itself, and jump)
- Do jump to callee
- jump to a dynamically determined target address stored in register
- Procedure call: use indirect jump (with zero offset)

Name	Semantics	Assembly	Machine
get pc	$r[d] \leftarrow pc + (o==p*2)$	gpc \$o, r <mark>d</mark>	6fpd
indirect jump	$pc \leftarrow r[s] + (o = = pp*2)$	j <mark>o</mark> (rs)	cspp

void foo () { ping ();

foo: gpc \$6, r6 # r6 = pc of next instruction i ping # goto ping ()

Procedure Storage Needs

frame

21

23

- arguments
- local variables
- saved registers
 - return address

access through offsets from top


- just like structs with base
- simple example
 - two local vars
 - saved return address

	frame	
pointer	local 0	
	local 1	local variables
	local 2	
	ret addr	saved registers
top	arg 0	
	arg 1	arguments
	arg 2	

0x1000 pointer		
0x1000	local 0	local variables
0x1004		IOCAI VAIIADIES
0x1008	ret addr	saved register

void ping () {}

0(r6) ping: j # return



Stack Summary

- stack is managed by code that the compiler generates
- stack pointer (sp) is current top of stack (stored in r5)
 - grows from bottom up towards 0
 - push (allocate) by decreasing sp value, pop (deallocate) by increasing sp value

accessing information from stack

- callee accesses local variables, saved registers, arguments as static offsets from base of stack pointer (r5)
- stack frame for procedure created by mix of caller and callee work

common mistake: confusion about what caller vs callee should do

- caller setup
 - if arguments passed through stack: allocates room for them and save them to stack
 - sets up new value of r6 return address (to next instruction in this procedure, after the jump)
- saves registers r0-r3 to stack if expect to use values after call
- jumps to callee code
- callee setup (prologue)
 - unless leaf procedure, allocates room for old value of r6 and saves it to stack
 - save r4, r7 to stack if they will be overwritten
 - allocates space on stack for local variables
- callee teardown (epilogue)
 ensure return value in r0
 - deallocates stack frame space for locals
 - unless leaf procedure, restores old r6 and deallocates that space on stack
- if previously saved, restore old r4/r7 and deallocate that space on stack
- jump back to return address (location stored in r6)
- caller teardown
 - deallocates stack frame space for arguments
 - restore r0-r3 if previously saved to stack, deallocate that space
- use return value (if any) in r0

Variables Summary

Global variables

address know statically

Reference variables

- variable stores address of value (usually allocated dynamically)
- Arrays
- elements, named by index (e.g. a[i])
- address of element is base + index * size of element
 - base and index can be static or dynamic; size of element is static
- Instance variables
 - offset to variable from start of object/struct know statically
- address usually dynamic

Locals and arguments


- offset to variable from start of activation frame know statically
- address of stack frame is dynamic

Security Vulnerability: Buffer Overflow

The bug

• if position of the first '.' in str is more than 10 bytes from the beginning of str, this loop will write portions of str into memory beyond the end of buf

void printPrefix (char* str) {
 char buf[10];
 ...
 // copy str up to "." input buf
 while (*str!='.')
 *(bp++) = *(str++);
 *bp = 0;
 othe



The vulnerability

- attacker can change printPrefix's return address
- buf[XX] can overwrite return address on stack frame
- instead of return to caller code, "return" to attacker's code
- execute arbitrary code


Pointers

29

31

Notation

- & X the address of X
- * X the value X points to
 - we also call this operation dereferencing



• &a = 0x1000, a = 3, *a = (whatever is at address 0x3...)

- &b = 0x2000, b = 0x3000, *b = 4
- common mistakes
 - use address of pointer
 - try to dereference integer storing value

Pointer Arithmetic in C

 Alternative to a[i] notation for dynamic array access a[x] equivalent to *(a+x) &a[x] equivalent to (a+x) Pointer arithmetic takes into account size of datatype 					
• int a[4];	0x2000: value of a[0] 0x2004: value of a[1] 0x2008: value of a[2] 0x200a: value of a[3]				
 - &a[0] = 0x2004; &a[2] = 0x2008 - (& a[2]) - (& a[1])) == 1 == (a+2) - (a+1) • compiler treats pointer-to-int differently than int! - even though both can be stored with 32 bits on IA-32 machine 					
 Common mistake treat pointer arithmetic like direct calculations with addresses off by 4 when doing pointer arithmetic with integers 					
Determining Endianness of a Computer					

#include <stdio.h>

int main () {
 char a[4];

 $((int^{*})a) = 1;$

printf("a[0]=%d a[1]=%d a[2]=%d a[3]=%dn",a[0],a[1],a[2],a[3]);

- how does this C code check for endianness?
 - create array of 4 bytes (char data type is 1 byte)
 - cast whole thing to an integer, set it to 1
 - check if the 1 appears in first byte or last byte
- things to understand:
 - concepts of endiananess
 - casting between arrays of bytes and integers
 - masking bits, shifting bits

Pointer Arithmetic Example Program

Exam studying advice

• try writing simple test programs, use gdb and print to explore

tmm% cat array2.c
#include <stdio.h>
int main (int argc, char** argv) {
 int a[4] = {100, 110, 120, 130};
 int k = &a[4];
 int m = &a[1];
 int m = k-m;
 int o = &a[4]-&a[1];
 printf ("k hex: %x, k dec: %d, m hex: %x, m dec %d, n: %d, o: %d \n",k, k, m, m, n, o);
}

tmm% gcc -g -o array2 array2.c array2.c: In function 'main': array2.c:6: warning: initialization makes integer from pointer without a cast array2.c:7: warning: initialization makes integer from pointer without a cast

tmm% ./array2 k hex: bffff7d0, k dec: -1073743920, m hex: bffff7c4, m dec -1073743932, n: 12, o: 3

tmm% gdb array2
(gdb) p &a[4]
\$1 = (int *) 0xbffff510
(gdb) p k
\$2 = -1073744624

Memory Management in C

- > Explicit allocation with malloc and deallocation with free
- Dangling pointer problem
 - pointer to object that has already been freed
 - happens when allocate and free happen in different parts of code
 - various strategies to avoid (reduce likelihood, but not a guaranteed cure)
 - use local variables (allocated on the stack) and pass in address of the local from caller, instead
 of dynamic allocation in callee
 - coding conventions
 - explicit reference counting (heavyweight solution)

Memory leak problem

 allocated memory is not deallocated when no longer needed, so memory usage steadily grows (problem especially for long-running programs)

36

Common mistake

- don't free any memory to avoid dangling pointer problem
 - result is memory leak, leads to later problems even though no immediate crash

Memory Management in Java

Garbage collection model

- allocation with new
- deallocation handled by Java system, not programmer
 - thus some kinds of programmer errors are impossible, including dangling pointers

Advantages

• much easier to program

Disadvantages

- some performance penalties
 - system knows less than programmer in best case
 - GC pass could occur at bad time (realtime/interactive situation)
- programmers tempted to ignore memory management completely
- GC is not perfect, memory leaks can still occur!

Dynamic Jumps in C

Function pointer

- a variable that stores a pointer to a procedure
- declared
- <return-type> (*<variable-name>)(<formal-argument-list>);
- used to make dynamic call
 - <variable-name> (<actual-argument-list>);

Example

 void ping () {}
void foo () { void (*aFunc) ();
aFunc = ping; o aFunc (); calls ping }

Polymorphic Dispatch

Method address is determined dynamically

- compiler can not hardcode target address in procedure call
- instead, compiler generates code to lookup procedure address at runtime
- address is stored in memory in the object's class jump table

Class Jump table

- every class is represented by class object
- the class object stores the class's jump table
- the jump table stores the address of every method implemented by the class
- objects store a pointer to their class object

Static and dynamic of method invocation

- address of jump table is determined dynamically
- method's offset into jump table is determined statically

Indirect Jump: Base/Offset

Key observation

- base address stored in register (dynamic)
- for polymorphism jump table, offset can be computed statically by compiler
- Function pointers: use indirect base/offset jump instruction

Name	Semantics	Assembly	Machine
indir jump b+o	$pc \leftarrow m[r[s] + (o = = pp*2)]$	j * o (r s)	dspp

Switch Statement

int i;	void bar () {
int j;	if (i==0)
void foo () { switch (i) {	j=10; else if (i==1) j = 11;
case 0: j=10; break;	else if (i==2)
case 1: j=11; break;	j = 12;
<pre>case 2: j=12; break;</pre>	else if (i==3)
case 3: j=13; break;	j = 13;
default: j=14; break;	else
}	j = 14; }

Semantics the same as simplified nested if statements

- choosing one computation from a set
- restricted syntax: static, cardinal values
- Potential benefit: more efficient computation (usually)
 - jump table to select correct case with single operation
 - if statement may have to execute each check
 - number of operations is number of cases (if unlucky)

Switch Snippet

default: j=14; break;

faai	$d = \frac{1}{2} $
100.	Id \$i, r0 # r0 = &i
	$ d = 0 \times 0(r0), r0 = i $
	$Id \$0xfffffed, r1 \ \# r1 = -19$
	add r0, r1 $\#$ r0 = i-19
	bgt r1, l0 # goto l0 if i>19
	br default # goto default if i<20
10:	ld \$0xffffffe9, r1 # r1 = -23
	add r0, r1 # r1 = i-23
	bgt r1, default # goto default if i>23
	Id $0xfffffec, r1 # r1 = -20$
	add r1, r0 $\#$ r0 = i-20
	ld \$jmptable, r1 # r1 = &jmptable
	j *(r1, r0, 4)
case	20: Id \$0xa, r1 # r1 = 10
	br done # goto done
	Ŭ
defa	ult: ld \$0xe, r1 # r1 = 14
	br done # goto done
done	br done # goto done e: ld \$j, r0 # r0 = &j
	st $r1, 0 \ge 0$ (r0) $\# j = r1$
	br cont # goto cont
	· · · · · · · · · · · · · · · · · · ·
	· · · · · · · · · · · · · · · · · · ·
Jmpt	able: .long 0x00000140 # & (case 20)
	.long 0x00000148 # & (case 21)

& (case 22)

& (case 23)

.long 0x00000150

.long 0x00000158

Switch Statement Strategy

Choose one of two strategies to implement

• use jump table unless case labels are sparse or there are very few of them

use nested-if-statements otherwise

Jump-table strategy

- statically
 - build jump table for all label values between lowest and highest
- generate code to
 - goto default if condition is less than minimum case label or greater than maximum
 - normalize condition to lowest case label
 - use jump table to go directly to code selected case arm

goto address of code_default if cond < min_label_value goto address of code_default if cond > max_label_value goto jumptable[cond-min_label_value]

statically: jumptable[i-min_label_value] = address of code_i
forall i: min_label_value <= i <= max_label_value</pre>

Indirect Jump: Indexed

Key observation

- base address stored in register (dynamic)
- for switch jump table, have index stored in register

Switch: use indirect jump indexed instruction

Name	Semantics	Assembly	Machine
indir jump indexed	pc ← m[r[s] + r[i]*4]	j *(r s ,r i ,4)	esi-

Static and Dynamic Jumps

Jump instructions

- specify a target address and a jump-taken condition
- target address can be static or dynamic
- jump-target condition can be static (unconditional) or dynamic (conditional)

Static jumps

- jump target address is static
- compiler hard-codes this address into instruction

Name	Semantics	Assembly	Machine
branch	$pc \leftarrow (a = = pc + oo^*2)$	br a	8-00
branch if equal	$pc \leftarrow (a==pc+oo*2) \text{ if } r[c]==0$	beg a	9coo
branch if greater	$pc \leftarrow (a==pc+oo*2) \text{ if } r[c]>0$	bgt a	acoo
jump	pc ← a (a specified as label)	j a	b aaaaaaaa

Dynamic jumps

• jump target address is dynamic

Dynamic Control Flow Summary

- Static vs dynamic flow control
 - static if jump target is known by compiler
 - dynamic for polymorphic dispatch, function pointers, and switch statements

Polymorphic dispatch in Java

- invoking a method on an object in Java
- method address depends on object's type, which is not known statically
- object has pointer to class object; class object contains method jump table
- procedure call is an indirect jump i.e., target address in memory

Function pointers in C

- a variable that stores the address of a procedure
- used to implement dynamic procedure call, similar to polymorphic dispatch

Switch statements

- syntax restricted so that they can be implemented with jump table
- jump-table implementation running time is independent of the number of case labels
- but, only works if case label values are reasonably dense

Dynamic Jumps

Jump base+offset

- Jump target address stored in a register
- We already introduced this instruction, but used it for *static* procedure calls

	Name	Semantics	Assembly	Machine
indirect	t jump	$pc \leftarrow r[s] + (o = = pp*2)$	j o (r s)	c spp

Indirect jumps

- Jump target address stored in memory
- Base-plus-offset (function pointers) and indexed (switch) modes for memory access

ſ	Name	Semantics	Assembly	Machine
	indir jump b+o	$pc \leftarrow m[r[s] + (o = = pp^{*2})]$	j * o (rs)	dspp
	indir jump indexed	pc ← m[r[s] + r[i]*4]	j *(r <mark>s</mark> ,ri,4)	esi-

Big Ideas: Second Half

Memory hierarchy

- progression from small/fast to large/slow
 - registers (same speed as ALU instruction execution, roughly: 1 ns clock tick)
 - memory (over 100x slower: 100ns)
 - disk (over 1,000,000x slower: 10 millisec)
- network (even worse: 200+ millisec RT to other side of world just from speed of light in fiber)
- implications

47

- don't make ALU wait for memory
- ALU input only from registers, not memory
- don't make CPU wait for disk
- interrupts, threads, asynchrony

Clean abstraction for programmer


ignore asynchronous reality via threads and virtual memory (mostly)

18

explicit synchronization as needed


Adding I/O to Simple Machine

Beyond CPU/memory
 CPU: ALU and registers




I/O devices have small processors: I/O controllers

processing power available outside CPU




Programmed IO (PIO)



CPU requests one word at a time and waits for I/O controller

- CPU must wait until data is available
 - but I/O devices may be **much** slower than CPU (disks millions of times slower)
- large transfers slow since must be done one word at a time
- CPU must check back with I/O controller (for instance by polling)
 - poll too often means high overhead
 - poll too seldom means high latency
- no way for I/O controller to initiate communication
 - for some devices CPU has no idea when to poll (network traffic, mouse click)

I/O-Mapped Memory



I/O-Mapped Memory

- use familiar syntax for load/store for both memory and I/O
- memory addresses beyond the end of main memory handled by I/O controllers
 mapping configured at boot time
- loads and stores are translated into I/O-bus messages to controller

Example

49

51

• to read/write to controller at address 0x8000000

Id \$0x8000000, r0 st r1 (r0) # write the value of r1 to the device Id (r0), r1 # read a word from device into r1

Interrupts

CPU Interrupts

- controller can signal the CPU by setting special-purpose registers
 - isDeviceInterrupting
- set by I/O Controller to signal interrupt
- interruptControllerID set by I/O Controller to identify interrupting device
- CPU checks for interrupts on every fetch-execute cycle
 - polling, but very low overhead of register access: does not slow down computation
- CPU jumps to controller's Interrupt Service Routine to service interrupt


interrupt-handler jump table, initialized at boot time

52

- interruptVectorBase

while (true) { if (isDeviceInterrupting) { $m[r[5]-4] \leftarrow r[6];$ $r[5] \leftarrow r[5]-4;$ $r[6] \leftarrow pc;$ $pc \leftarrow interruptVectorBase [interruptControllerID];$ } fetch (); execute (); }

Direct Memory Access (DMA)



I/O controller transfers data to/from main memory independently of CPU

- process initiated by CPU using PIO
 - send request to controller with addresses and sizes
- data transferred to memory without CPU involvement
- controller signals CPU with interrupt when transfer complete

can transfer large amounts of data with one request

not limited to one word at a time

Asynchronous Disk Reading

Cannot depend on synchronized execution where result is available before next statement executed

read (buf, siz, blkNo); nowHaveBlock (buf, siz);

Handling disk reads asynchronously

each request has completion routine that should run after interrupt


asyncRead (buf, siz, blkNo, nowHaveBlock);

need queue so can handle multiple pending requests

Challenges of asynchrony

- either programmers must use explicitly asynchronous programming model
 - decoupled event triggering and handling as with event-driven GUI programming
 - imagine if not just on mouse clicks, but for every memory access!
- or system can provide abstractions to hide asynchrony from programmers
 - threads, processes, virtual memory

PIO vs DMA: Phone Call Analogy



PIO: only CPU can make a phone call

must stay on the line a looooong time waiting for controller to finish

PIO/DMA/Interrupt combination: sequence of phone calls

- PIO: CPU calls controller to make request, then hangs up
- DMA: controller calls memory to deliver data
- Interrupt: controller calls CPU to inform that data is ready - leaves voicemail that CPU picks up on the next fetch/execute cycle

Threads

53

Abstraction for execution

- programmer's view
 - statements are executed one after another, appearance of sequential flow
- system reality
 - threads maybe be blocked (stopped)
 - often thread is not running because CPU is running a different thread
 - blocked threads can be restarted

Using threads

create

- starts new thread, immediately adds it to queue of threads waiting to run

• join

55

blocks calling thread until target thread completes

common mistakes:

- assume that order of joining is order of execution
- assume that order of creating is order of execution
- thread joins runnable queue with create call, not with join call
- scheduler may choose what to run next in any order


zot

too

bar

join

bat



Implementing Threads

Each thread has own copy of stack

Thread-Control Block (TCB)

• thread status: (NASCENT, RUNNING, RUNNABLE, BLOCKED, or DEAD)

- pointers to base of thread's stack base and top of thread's stack
- scheduling parameters such as priority, quantum, pre-emptability, etc.

Queues

- ready: list of TCB's of all RUNNABLE threads
- blocked: list of TCB's of BLOCKED threads

Thread switch (stops Ta and starts Tb)

- save all registers to stack
- save stack pointer to T_a's TCB
- set stack pointer to stack pointer in Tb's TCB
- restore registers from stack

Thread Scheduling Policies

Priority

choose highest priority runnable thread to run

Round-Robin

• equal-priority threads get fair share of processor, in round-robin fashion

Preemptive

59

- priority-based
 - lower priority thread preempted as soon as higher priority becomes runnable
- quantum-based (time slices)
- thread preempted when its time quantum expires
- timer device: I/O controller connected to clock, sends interrupts to CPU at regular intervals

60

Can be combined

Mutual Exclusion

Use mutual exclusion to guard critical sections where data shared between multiple threads is accessed

- avoid race conditions where conflicting operations on shared data are interleaved arbitrarily leading to nondeterministic behavior
 - example: stack corruption when push and pop interleaved without being guarded

Mutual exclusion with locks


- spinlock
 - thread busy-waits until lock acquired
 - use when locks only needed for short time
- blocking locks
 - thread blocks if lock not available
 - thread returned to runnable state when lock becomes available
 - use when locks may be held for long periods

Mutual Exclusion Using Locks

Iock semantics

- a lock is either held by a thread or available
- at most one thread can hold a lock at a time
- a thread attempting to acquire a lock that is already held is forced to wait
- Iock primitives
 - lock acquire lock, wait if necessary
 - unlock release lock, allowing another thread to acquire if waiting

using locks for the shared stack



struct SE* pop_cs () {
 struct SE* e;
 lock (&aLock);
 e = pop_st ();
 unlock (&aLock);


return e;

62

64

Spinlocks Require Atomic Read/Write

Impossible when read and write are separate operations



Another thread could run in between read and write


- Need atomic read and write that is single indivisible unit
- with no intervening access to that memory location from any other thread allowed
- Atomic Memory Exchange
- one type of atomic memory instruction (there are other types)
- group a load and store together atomically
- exchanging the value of a register and a memory location
- much higher overhead than standard load or store

Name	Semantics	Assembly
atomic exchange	r[v] ← m[r[a]] m[r[a]] ← r[v]	xchg (ra), rv

Implementing Spinlocks

Spin first on fast normal read, then try slow atomic exchange

- , use normal read in loop until lock appears free
- when lock appears free use exchange to try to grab it
- , if exchange fails then go back to normal read



common mistake:

- assume that atomic exchange always succeeds; could fail!

Blocking Locks

If a thread may wait a long time

- it should block so that other threads can run
- it will then unblock when it becomes runnable (lock available or event notification)
- Blocking locks for mutual exclusion
- if lock is held, locker puts itself on waiter queue and blocks
- when lock is unlocked, unlocker restarts one thread on waiter queue

Blocking locks for event notification (condition variables)

- waiting thread puts itself on a a waiter queue and blocks
- notifying thread restarts one thread on waiter queue (or perhaps all)

Implementing blocking locks using spinlocks

- lock data structure includes a waiter queue and a few other things
- data structure is shared by multiple threads; lock operations are critical sections
- thus we use spinlocks to guard these sections in blocking lock implementation

Implementing a Blocking Lock

void lock (struct blocking_lock l) {
 spinlock_lock (&l->spinlock);
 while (l->held) {
 enqueue (&waiter_queue, uthread_self ());
 spinlock_unlock (&l->spinlock);
 uthread_switch (ready_queue_dequeue (), TS_BLOCKED);
 spinlock_lock (&l->spinlock);
 }
 l->held = 1;
 spinlock_unlock (&l->spinlock);
}
void unlock (struct blocking_lock l) {
 uthread_t* waiter_thread;
 struct blocking_plock l) {
 uthread_t* waiter_thread;
 }
}

spinlock_lock (&l->spinlock); l->held = 0; waiter_thread = dequeue (&l->waiter_queue); spinlock_unlock (&->spinlock); waiter_thread->state = TS_RUNNABLE; ready_queue_enqueue (waiter_thread); struct blocking_lock {
 spinlock_t spinlock;
 int held;
 uthread_queue_t waiter_queue;
};

Spinlock guard

- on for critical sections
- off before thread blocks

Blocking Lock Example Scenario

Thread A



Thread B

3. calls lock() 4. tries to grab spinlock, but spins

8. grabs spinlock 9. queues itself on waiter list 10. releases spinlock 11. blocks

18. scheduled

grabs spinlock
 grabs blocking lock
 releases spinlock
 returns from lock()

Busywaiting vs Blocking

- Using spinlocks to busywait for long time wastes CPU cycles
 use for short things

 including within implementation of blocking locks
 Using blocking locks has high overhead
 use for long things
 assume that CPU is
 - busywaiting during blocking locks
 - thread does not run again until after blocking lock is released

Busywait Locks			Blocking Locks		
Ą	В		Α	В	
in.		B does work	1		B does work A blocks
		A busywaits			B does work
		B does work			B does work
	3	A busywaits			A does work
		B does work			A does work
		A does work	Ŧ		
		A does work			

68

thread running

spinlock held

blocking lock held

Locks and Loops Common Mistakes

Confusion about spinlocks inside blocking locks

- use spinlocks in the implementation of blocking locks
- two separate levels of lock!
 - holding spinlock guarding variable read/write
 - holding actual blocking lock
- Confusion about when spinlocks needed
- must turn on to guard access to shared variables
- must turn off before finishing or blocking

Confusion about loop function

- busywait
 - only inside spinlock
- thread blocked inside loop body, not busywaiting
- yield for blocking lock
 - · re-check for desired condition: is lock available?
- blocking wait for CV, blocking wait for semaphore P implementation re-check for desired condition

Spin/Block,Lock/Notify: 3YrOld Analogy

Common mistake: confusing lock and notify

- lock: resource only available for single user at once
- notify: event has occurred
- Common mistake: confusing spin and block
- spin: actively use CPU resources while waiting
- block: do not use any CPU resources while waiting, use scheduler blocking mechanism

checking the lock: try washroom door handle to see if it opens

- spinlock: keep rattling the door handle and knocking until the door opens - like a three year old child
- blocking lock: knock once, step away from the door to wait quietly, walk towards door after it opens. (and somebody else might beat you there, so do check door again!)

checking for notification: asking 'are we there yet' on a car trip

- spinnotify: keep asking 'are we there yet' every 30 seconds, for 1000km
 - like a three year old child
- blocking notify: after first question, driver says 'no, go to sleep, I'll wake you up when we get there'.

Synchronization Abstractions

Monitors and condition variables

- monitor provides blocking locks
 - guarantees mutual exclusion
- condition variable provides blocking notify - control transfer among threads with wait/notify
- abstraction supports explicit locking

Semaphores

- blocking atomic counter, stop thread if counter would go negative
- introduced to coordinate asynchronous resource use
- abstraction implicitly supports mutex, no need for explicit locking by user
- could use to implement monitors, barriers (and CVs, sort of)

Common mistake:

- confusing three things
 - how to use, how to implement, how one abstraction might be used to implement the other

Monitors

Provides mutual exclusion with blocking lock

lock enter

71

• exit unlock

> void doSomething (uthread_monitor_t* mon) { uthread_monitor_enter (mon); touchSharedMemory(); uthread_monitor_exit (mon);

- Standard case: assume all threads could overwrite shared memory.
 - mutex: only allows access one at a time
- Special case: distinguish read-only access (readers) from threads that change shared memory values (writers).

72

• mutex: allow multiple readers but only one writer

Condition Variables

- Mechanism to transfer control back and forth between threads
- uses monitors: CV can only be accessed when monitor lock is held

Primitives

- wait blocks until a subsequent notify operation on the variable
- notify unblocks one waiter, continues to hold monitor
- notify_all unblocks all waiters (broadcast), continues to hold monitor
- Each CV associated with a monitor
- Multiple CVs can be associated with same monitor
- independent conditions, but guarded by same mutex lock

uthread_monitor_t* beer = uthread_monitor_create ();

uthread_cv_t* not_empty = uthread_cv_create (beer); uthread_cv_t* warm = uthread_cv_create (beer);

Condition Variables


Common mistakes:

- CVs do not have internal storage variables (boolean flags or int counters)
 - CVs are variables: named so can tell them apart from each other
 - wait/notify tired vs. wait/notify hungry
- users of CVs do not have to explicitly block
- wait/notify done within implementation of CVs
- users of CVs do have to hold monitor in order to access CV values

Wait and Notify Semantics

Monitor automatically exited before block on wait

- before waiter blocks, it exits monitor to allow other threads to enter
- Monitor automatically re-entered before return from wait
 - when trying to return from wait after notify, thread may block again until monitor can be entered (if monitor lock held by another thread)
- Monitor stays locked after notify: does not block
- Implication: cannot assume desired condition holds after return from blocking wait
 - other threads may have been in monitor between wait call and return
 - must explicitly re-check: usually enclose wait in while loop with condition check
 - same idea as blocking lock implementation with spinlocks!



void refill (int n) {
 monitor {
 for (int i=0; i<n; i++) {
 glasses++;
 notify;
 }}}</pre>

76

Semaphores

- Atomic counter that can never be less than 0
 - attempting to make counter negative blocks calling thread
- P(s): acquire
 - try to decrement s
 - if s would be negative, atomically blocks until s positive, then decrement s
- V(s): release
 - increment s
 - atomically unblock any threads waiting in P
- Explicit locking not required when using semaphores since atomicity built in

uthread_semaphore_t* glasses = uthread_create_semaphore (0);

```
void pour () {
    uthread_P (glasses);
}
void refill (int n) {
    for (int i=0; i<n; i++)
    uthread_V (glasses);</pre>
```

Semaphores

- Using semaphores: good building block for implementing many other things
 - monitors
 - condition variables (almost)
 - rendezvous: two threads wait for each other before continuing
 - barriers: all threads must arrive at barrier before any can continue

Implementing semaphores: similar spirit to blocking locks

struct uthread_semaphore {
 spinlock_t spinlock;
 int count;
 uthread_queue_t waiter_queue;
};

struct blocking_lock {
 spinlock_t spinlock;
 int held;
 uthread_queue_t waiter_queue;
};

(really should be boolean...)

Virtual Memory

Virtual Address Space

- an abstraction of the physical address space of main (i.e., physical) memory
- programs access memory using virtual addresses
- memory management unit translates virtual address to physical memory addresses
 - MMU hardware performs translation on **every** memory access by program

Process

- a program execution with a private virtual address space
 - may have one or many threads
- private address space required for static address allocation and isolation

Deadlock and Starvation

Solved problem: race conditions

solved by synchronization abstractions: locks, monitors, semaphores


Unsolved problems when using multiple locks

- deadlock: nothing completes because multiple competing actions wait for each other
- starvation: some actions never complete
- no abstraction to simply solve problem, major concern intrinsic to synchronization
- some ways to handle/avoid:
 - precedence hierarchy of locks
 - detect and destroy: notice deadlock and terminate threads

Virtual Address Translation

 each program uses the same virtual address, but they map to different physical addresses

80



Address Space Translation Tradeoffs

- Single, variable-size, non-expandable segment
- internal fragmentation of segment due to sparse address use
- Multiple, variable-size, non-expandable segments
- internal fragmentation of segments when size isn't know statically
- external fragmentation of memory because segments are variable size
- moving segments would resolve fragmentation, but moving is costly

Expandable segments

- expansion must by physically contiguous, but there may not be room • external fragmentation of memory requires moving segments to make room
- Multiple, fixed-size, non-expandable segments
 - called pages
 - need to be small to avoid internal fragmentation, so there are many of them


pfn;

int


since there are many, need indexed lookup instead of search

Translation: Search vs. Lookup Table

Translate by searching through all segments: too slow!




Translate with indexed lookup: Page Table





Key idea

- Virtual address space is divided into set of fixed-size segments called pages
- number pages in virtual address order
- virtual page number = virtual address / page size
- Page table
 - indexed by virtual page number (vpn)
 - stores **base physical address** (actually address / page size (pfn) to save space)
 - stores valid flag



Address Translation

- The bit-shifty version
- assume that page size is $4-KB = 4096 = 2^{12}$
- assume addresses are 32 bits
- then, vpn and pfn are 20 bits and offset is 12 bits
- pte is pfn plus valid bit, so 21 bits or so, say 4 bytes
- int translate (int va) { int vpn = va >>> 12; int offset = va & 0xfff; if (pte[vpn].isValid) return pte[vpn].pfn << 12 | offset;
- 31 va: 32 bit address offset vpn 20 bits (5 hexits) 12 bits (3 hexits) class PageTableEntry { Page Table boolean isValid; Page (4KB) (~4MB for 2²⁰ ptes) ptbr pa pte[vpn] = pfn 83

Demand Paging

Key Idea

- some application data is not in memory
- transfer from disk to memory, only when needed

Page Table

- only stores entries for pages that are in memory
- pages that are only on disk are marked invalid
- access to non-resident page causes a page-fault interrupt

Page Fault

- is an exception raised by the CPU
- when a virtual address is invalid
- an exception is just like an interrupt, but generated by CPU not IO device

a.out

swap

swap

page fault handler runs each time a page fault occurs

Memory Map

- a second data structure managed by the OS
- divides virtual address space into regions, each mapped to a file
- page-fault interrupt handler checks to see if faulted page is mapped
- if so, gets page from disk, update Page Table and restart faulted instruction

Context Switch

A context switch is

- •switching between threads from different processes
 - each process has private virtual address space and thus its own page table
- Implementing a context switch
 - change PTBR to point to new process's page table
 - thread switch (save regs, switch stacks, restore regs)

Context switch vs thread switch

- changing page tables can be considerably slower than just changing threads
 - mainly because caching techniques used to make translation fast
 - many pages may need reloading from disk because of demand paging




Virtual vs Physical Memory Size

• VM can be even larger than available PM with demand paging!

Page Replacement

- pages can now be removed from memory, transparent to program
- a replacement algorithm choose which pages should be resident and swaps out others



Paging Summary

Paging

- a way to implement address space translation
- divide virtual address space into small, fixed sized virtual page frames
- page table stores base physical address of every virtual page frame
- page table is indexed by virtual page frame number
- some virtual page frames have no physical page mapping
- some of these get data on demand from disk

Summary: Second Half

Single System Image

- hardware implements a set of instructions needed by compilers
- compilers translate programs into these instructions
- translation assumes private memory and processor

Threads

- an abstraction implemented by software to manage asynchrony and concurrency
- provides the illusion of single processor to applications
- differs from processor in that it can be stopped and restarted

Virtual Memory

- an abstraction implemented by software and hardware
- provides the illusion of a single, private memory to application

89

• not all data need be in memory, paged in on demand