

# CPSC 213

## Introduction to Computer Systems

Unit 2a

### I/O Devices, Interrupts and DMA

## Reading

### Text

- *Exceptions, Logical Control Flow, Signal Terminology, Sending Signals, Receiving Signals*
- 8.1, 8.2.1, 8.5.1-8.5.3

## Big Ideas: Second Half

### Memory hierarchy

- progression from small/fast to large/slow
  - registers (same speed as ALU instruction execution, roughly: 1 ns clock tick)
  - memory (over 100x slower: 100ns)
  - disk (over 1,000,000x slower: 10 millisecc)
  - network (even worse: 200+ millisecc RT to other side of world just from speed of light in fiber)
- implications
  - don't make ALU wait for memory
    - ALU input only from registers, not memory
  - don't make CPU wait for disk
    - interrupts, threads, asynchrony


### Clean abstraction for programmer

- ignore asynchronous reality via threads and virtual memory (mostly)
- explicit synchronization as needed

## Adding I/O to Simple Machine


### Beyond CPU/memory

- CPU: ALU and registers




### I/O devices have small processors: I/O controllers


- processing power available outside CPU




## Looking Beyond the CPU and Memory



## Looking Beyond the CPU and Memory



## Talking to an I/O Controller



### Programmed I/O (PIO)

- CPU transfers a word at a time between CPU and I/O controller
- typically use standard load/store instructions, but to I/O-mapped memory

### I/O-Mapped Memory


- memory addresses beyond the end of main memory
- used to name I/O controllers (usually configured at boot time)
- loads and stores are translated into I/O-bus messages to controller

### Example

- to read/write to controller at address 0x80000000

```
ld $0x80000000, r0
st r1 (r0)      # write the value of r1 to the device
ld (r0), r1     # read a word from device into r1
```

## Talking to an I/O Controller



### Programmed I/O (PIO)

- CPU transfers a word at a time between CPU and I/O controller
- typically use standard load/store instructions, but to I/O-mapped memory

### I/O-Mapped Memory


- memory addresses beyond the end of main memory
- used to name I/O controllers (usually configured at boot time)
- loads and stores are translated into I/O-bus messages to controller

### Example

- to read/write to controller at address 0x80000000

```
ld $0x80000000, r0
st r1 (r0)      # write the value of r1 to the device
ld (r0), r1     # read a word from device into r1
```

## Talking to an I/O Controller



### Programmed I/O (PIO)

- CPU transfers a word at a time between CPU and I/O controller
- typically use standard load/store instructions, but to I/O-mapped memory

### I/O-Mapped Memory

- memory addresses beyond the end of main memory
- used to name I/O controllers (usually configured at boot time)
- loads and stores are translated into I/O-bus messages to controller

### Example

- to read/write to controller at address 0x80000000

```
ld $0x80000000, r0
st r1 (r0)      # write the value of r1 to the device
ld (r0), r1     # read a word from device into r1
```

## Limitations of PIO

### Reading or writing large amounts of data slows CPU

- requires CPU to transfer one word at a time
- controller/device is (often) much slower than CPU
- and so, CPU runs at controller/device speed, mostly waiting for controller


### I/O Controller can not initiate communication

- sometimes the CPU asks for data
- but, sometimes controller receives data for the CPU, without CPU asking
  - e.g., mouse click or network packet reception (everything is like this really as we will see)
- how does controller notify CPU that it has data the CPU should want?

### One not-so-good idea

- what is it? \_\_\_\_\_
- what are drawbacks? \_\_\_\_\_
- when is it okay? \_\_\_\_\_


## Key Observation



### CPU and I/O Controller are independent processors

- they should be permitted to work in parallel
- either should be able to initiate data transfer to/from memory
- either should be able to signal the other to get the other's attention

## Autonomous Controller Operation




### Direct Memory Access (DMA)

- controller can send/read data from/to any main memory address
- the CPU is oblivious to these transfers
- DMA addresses and sizes are *programmed* by CPU using PIO

### CPU Interrupts

- controller can signal the CPU
- CPU checks for interrupts on every cycle (it's like a really fast, clock-speed poll)
- CPU jumps to controller's *Interrupt Service Routine* if it is interrupting

## Autonomous Controller Operation




### Direct Memory Access (DMA)

- controller can send/read data from/to any main memory address
- the CPU is oblivious to these transfers
- DMA addresses and sizes are *programmed* by CPU using PIO

### CPU Interrupts

- controller can signal the CPU
- CPU checks for interrupts on every cycle (it's like a really fast, clock-speed poll)
- CPU jumps to controller's *Interrupt Service Routine* if it is interrupting

## Autonomous Controller Operation




### Direct Memory Access (DMA)

- controller can send/read data from/to any main memory address
- the CPU is oblivious to these transfers
- DMA addresses and sizes are *programmed* by CPU using PIO

### CPU Interrupts

- controller can signal the CPU
- CPU checks for interrupts on every cycle (it's like a really fast, clock-speed poll)
- CPU jumps to controller's *Interrupt Service Routine* if it is interrupting

## Autonomous Controller Operation



### Direct Memory Access (DMA)

- controller can send/read data from/to any main memory address
- the CPU is oblivious to these transfers
- DMA addresses and sizes are *programmed* by CPU using PIO

### CPU Interrupts

- controller can signal the CPU
- CPU checks for interrupts on every cycle (it's like a really fast, clock-speed poll)
- CPU jumps to controller's *Interrupt Service Routine* if it is interrupting









## Adding Interrupts to Simple CPU

### New special-purpose CPU registers








- `isDeviceInterrupting` set by I/O Controller to signal interrupt
- `interruptControllerID` set by I/O Controller to identify interrupting device
- `interruptVectorBase` interrupt-handler jump table, initialized at boot time

### Modified fetch-execute cycle

```
while (true) {
  if (isDeviceInterrupting) {
    m[r[5]-4] ← r[6];
    r[5] ← r[5]-4;
    r[6] ← pc;
    pc ← interruptVectorBase [interruptControllerID];
  }
  fetch ();
  execute ();
}
```



## Programming with I/O



# Happy System, Sad Programmer

## ▸ Humans like synchrony

- we expect each step of a program to complete before the next one starts
- we use the result of previous steps as input to subsequent steps
- with disks, for example,
  - we read from a file in one step and then usually use the data we've read in the next step

## ▸ Computer systems are asynchronous

- the disk controller takes 10-20 milliseconds ( $10^{-3}$ s) to read a block
  - CPU can execute 60 million instructions while waiting for the disk
  - we must allow the CPU to do other work while waiting for I/O completion
- many devices send unsolicited data at unpredictable times
  - e.g., incoming network packets, mouse clicks, keyboard-key presses
  - we must allow programs to be interrupted many, many times a second to handle these things

## ▸ Asynchrony makes programmers sad

- it makes programs more difficult to write and much more difficult to debug

24

# Possible Solutions

## ▸ Accept the inevitable

- use an event-driven programming model
  - event triggering and handling are de-coupled
- a common idiom in many Java programs
  - GUI programming follows this model
- *CSP* is a language boosts this idea to first-class status
  - no procedures or procedure calls
  - program code is decomposed into a set of sequential/synchronous processes
  - processes can fire events, which can cause other processes to run in parallel
  - each process has a guard predicate that lists events that will cause it to run

## ▸ Invent a new abstraction

- an abstraction that provides programs the illusion of synchrony
- but, what happens when
  - a program does something asynchronous, like disk read?
  - an unanticipated device event occurs?

## ▸ What's the right solution?

- we still don't know — this is one of the most pressing questions we currently face

25