# CPSC 213

## **Introduction to Computer Systems**

### Unit 1c

## **Instance Variables and Structs**

# Reading

#### Companion

•2.4.4-2.4.6

#### Textbook

- 2ed: 3.9.1
- 1ed: 3.9.1

## **Instance Variables**



#### Variables that are an instance of a class or struct

created dynamically

many instances of the same variable can co-exist

Java vs C

- Java: objects are instances of non-static variables of a class
- C: *structs* are named variable groups, instance is also called a struct

#### Accessing an instance variable

- requires a reference to a particular object (pointer to a struct)
- then variable name chooses a variable in that object (struct)

## Structs in C (S4-instance-var)



#### A struct is a

collection of variables of arbitrary type, allocated and accessed together

#### Declaration

similar to declaring a Java class without methods

name is "struct" plus name provided by programer

static

• dynamic

struct D d0; struct D\* d1;

#### Access

<ul> <li>static</li> </ul>	d0.e = d0.f;	
<ul> <li>dynamic</li> </ul>	d1 -> e = d1 -> f;	

## Struct Allocation



Static structs are allocated by the compiler

**Static Memory Layout** 



0x1000: value of d0.e 0x1004: value of d0.f

- Dynamic structs are allocated at runtime
  - the variable that stores the struct pointer may be static or dynamic
  - the struct itself is allocated when the program calls malloc

**Static Memory Layout** 



0x1000: value of d1



runtime allocation of dynamic struct

```
void foo () {
    d1 = (struct D*) malloc (sizeof(struct D));
}
```

assume that this code allocates the struct at address 0x2000



## Struct Access

struct D {
 int e;
 int f;
};

#### Static and dynamic differ by an extra memory access

dynamic structs have dynamic address that must be read from memory

in both cases the offset to variable from base of struct is static

$$d0.e = d0.f; \qquad d1 -> e = d1 -> f; m[0 \times 1000] \leftarrow m[0 \times 1004] \qquad m[m[0 \times 1000] + 0] \leftarrow m[m[0 \times 1000] + 4] r[0] \leftarrow 0 \times 1000 r[1] \leftarrow m[r[0]] + 4] m[r[0]] \leftarrow r[1] \qquad load d1 r[2] \leftarrow m[r[1] + 4] m[r[1]] \leftarrow r[2] \qquad load d1 r[1] \leftarrow m[r[1]] + 4] m[r[1]] \leftarrow r[2] \qquad r[2] \qquad$$



#### The revised load/store base plus offset instructions

• dynamic base address in a register plus a static offset (displacement)

ld 4(r1), r2

## The Revised Load-Store ISA

#### Machine format for base + offset

note that the offset will in our case always be a multiple of 4

- also note that we only have a single hex digit in instruction to store it
- and so, we will store offset / 4 in the instruction

#### The Revised ISA

Name	Semantics	Assembly	Machine
load immediate	r[ <b>d</b> ] ← <b>v</b>	ld \$v, rd	0d vvvvvvv
load base+offset	$r[d] \leftarrow m[r[s]+(o=p*4)]$	ld o(r <mark>s</mark> ), r <b>d</b>	1psd
load indexed	r[ <b>d</b> ] ← m[r[ <b>s</b> ]+4*r[ <b>i</b> ]]	ld (r <mark>s</mark> ,ri,4), rd	2sid
store base+offset	$m[r[d]+(o=p*4)] \leftarrow r[s]$	st rs, o(rd)	3spd
store indexed	m[r[ <b>d</b> ]+4*r[ <b>i</b> ]] ← r[ <b>s</b> ]	st r <b>s</b> , (r <b>d</b> ,r <b>i</b> ,4)	4sdi