CPSC 213

Introduction to Computer Systems

Unit 3

Course Review

Learning Goals 1

- Memory
- · Endianness and memory-address alignment
- . Machine model for access to global variables; static and dynamic arrays and structs
- Pointers
- . Pointers in C, & and * operators, and pointer arithmetic
- Instance Variables
- · Instance variables of objects and structs
- Dynamic Storage
- Dynamic storage allocation and deallocation
- If and Loop
- If statements and loops
- Procedures
- · Procedures, call, return, stacks, local variables and arguments
- Dynamic Flow Control
- Dynamic flow control, polymorphism, and switch statements

Virtual Memory

Virtual memory translation and implementation tradeoffs


• Using and implementing spinlocks, monitors, condition variables and semaphores

Connection between ISA and high-level programming language

• PIO, DMA, interrupts and asynchronous programming

Big Ideas: First Half

- Static and dynamic
- anything that can be determined before execution (by compiler) is called
- anything that can only be determined during execution (at runtime) is called dvnamic
- SM-213 Instruction Set Architecture
- hardware context is CPU and main memory with fetch/execute loop



Memory Access

- Memory is
- . an array of bytes, indexed by byte address
- Memory access is
- restricted to a transfer between registers and memory
- the ALU is thus unchanged, it still takes operands from registers
- this is approach taken by Reduced Instruction Set Computers (RISC)

- wrong: trying to have instruction read from memory and do computation all at once must always load from memory into register as first step, then do ALU computations from registers only
- wrong: trying to have instruction do computation and store into memory all at once



Loading and Storing

- immediate value: 32-bit number directly inside instruction
- from memory: base in register, direct offset as 4-bit numbe
- offset/4 stored in machine language
 common mistake: forget 0 offset when just want store value from register into memory
 from memory: base in register, index in register
- from register
- store into memory
- base in register, direct offset as 4-bit number base in register, index in register
- take: cannot directly store immediate value into memory

· · · · · · · · · · · · · · · · · · ·	Comunico	Accounting	i i i i i i i i i i i i i i i i i i i
load immediate	r[d] ← v	ld \$v, rd	0d vvvvvvvv
load base+offset	$r[d] \leftarrow m[r[s] + (o = p*4)]$	ld o(rs), rd	1psd
load indexed	$r[d] \leftarrow m[r[s]+4*r[i]]$	ld (rs,ri,4), rd	2sid
register move	r[d] ← r[s]	mov rs, rd	60sd
store base+offset	$m[r[d]+(o=p*4)] \leftarrow r[s]$	st rs, o(rd)	3spd
store indexed	$m[r[d]+4*r[i]] \leftarrow r[s]$	st rs, (rd,ri,4)	4sdi

Numbers

Threads

Hex vs. decimal vs. binary

Using and implementing threads

Learning Goals 2

Read Assembly

Write Assembly

Synchronization

Read assembly code

Write assembly code

ISA-PL Connection

- in SM-213 assembly
- 0x in front of number means it's in hex
- converting from hex to decimal
- convert each hex digit separately to decimal
- $0x2a3 = 2x16^2 + 10x16^1 + 3x16^0$
- converting from hex to binary
- convert each hex digit separately to binary: 4 bits in one hex digit
- converting from binary to hex
- convert each 4-bit block to hex digit
- exam advice
- reconstruct your own lookup table in the margin if you need to do this

Numbers

0010

0110

1000

1001

1100

1101

1110

Memory

i

i + 1

i + 2

i + 3

extra dereference

7 0111

3 3 0011 4 4 0100 5 5 0101

10 A 1010


11 B 1011

Common mistakes

- treating hex number as decimal: interpret 0x20 as 20, but it's actually decimal 32 using decimal number instead of hex: writing 0x20 when you meant decimal 20
- wasting your time converting into format you don't particularly need
- wasting your time trying to do computations in unhelpful format
- adding small numbers easy in hex: B+2=D
- unless multiply/divide by power of 2: then hex or binary is fast with bitshifting.

Two's Complement: Reminder

- unsigned
- all possible values interpreted as positive numbers
- 0 4,294,967,295 int (32 bits) 0xfffffff 0x0
- signed: two's complement
- the first half of the numbers are positive, the second half are negative
- start at 0, go to top positive value, "wrap around" to most negative value, end up at -1




Two's Complement and Sign Extension

- Common mistakes:
- forgetting to pad with 0s when sign extended
- normally, pad with 0s when extending to larger size
- 0x8b byte (139) becomes 0x0000008b int (139)
- but that would change value for negative 2's comp:
- 0xff byte (-1) should not be 0x000000ff int (255)
- so: pad with Fs with negative numbers in 2's comp:
- 0xff byte (-1) becomes 0xffffffff int (-1)
- in binary: padding with 1, not 0
- reminder: why do all this?
- add/subtract works without checking if number positive or negative

Endianness

- Consider 4-byte memory word and 32-bit register
- it has memory addresses i, i+1, i+2, and i+3
- we'll just say its "at address i and is 4 bytes long"
- e.g., the word at address 4 is in bytes 4, 5, 6 and 7.
- Big or Little Endian
- we could start with the BIG END of the number
 - most computer makers except for Intel, also network protocols





Determining Endianness of a Computer

#include <stdio.h>

int main () { *((int*)a) = 1

printf("a[0]=%d a[1]=%d a[2]=%d a[3]=%d n",a[0],a[1],a[2],a[3]);

• how does this C code check for endianness?

- create array of 4 bytes (char data type is 1 byte)
- cast whole thing to an integer, set it to 1 check if the 1 appears in first byte or last byte
- things to understand: concepts of endiananess
- casting between arrays of bytes and integers
- masking bits, shifting bits

Alignment

- Power-of-two aligned addresses simplify hardware
- required on many machines, faster on all machines



- computing alignment: for what size integers is address X aligned? byte address to integer address is division by power to two, which is just shifting bits
- convert address to decimal; divide by 2, 4, 8, 16,; stop as soon as there's a remainder convert address to binary; sweep from right to left, stop when find a 1

(j shifted k bits to right)

Static Variable Access (static arrays) Static Memory Layout



0x1000: value of a 0x2000: value of bl0 0x2004: value of b[1] 0x2020: value of b[9]


- Key observations
- address of b[a] cannot be computed statically by compiler
- address can be computed dynamically from base and index stored in element size can known statically, from array type
- Array access: use load/store indexed instruction
- Assembly Machine

Itallic	Ocinantics	Assembly	Widefillie
load indexed	$r[d] \leftarrow m[r[s]+4*r[i]]$	ld (rs,ri,4), rd	2sid
store indexed	$m[r[d]+4*r[i]] \leftarrow r[s]$	st rs, (rd,ri,4)	4sdi

Static vs Dynamic Arrays

st r1. (r2.r1.4) # b[a] = a

- Same access, different declaration and allocation • for static arrays, the compiler allocates the whole array
- for dynamic arrays, the compiler allocates a pointer



Dereferencing Registers

Common mistakes • no dereference when you need it

- extra dereference when you don't need it
- example
- Id \$a data, r0 # r0 = address of a Id (r0), r1 #r1 = a
 Id \$b_data, r2 #r2 = address of b
 Id (r2), r3 #r3 = b
 st r1, (r3,r1,4) # b[a] = a
- b dereferenced twice
- once with offset load
- once with indexed store
- no dereference: value in register
- one dereference: address in register
- two dereferences: address of pointer in register

Basic ALU Operations

Arithmetic

Name	Semantics	Assembly	Machine
register move	$r[d] \leftarrow r[s]$	mov rs, rd	60sd
add	$r[d] \leftarrow r[d] + r[s]$	add rs, rd	61sd
and	r[d] ← r[d] & r[s]	and rs, rd	62sd
inc	$r[d] \leftarrow r[d] + 1$	inc rd	63-d
inc address	r[d] ← r[d] + 4	inca rd	64-d
dec	r[d] ← r[d] - 1	dec rd	65-d
dec address	r[d] ← r[d] - 4	deca rd	66-d
not	r[d] ← ~ r[d]	not rd	67-d

Shifting, NOP and Halt

Static variables

Dynamic arrays

arithmetic on pointers

static arrays

Static scalars and arrays

Name	Semantics	Assembly	Machine
shift left	$r[d] \leftarrow r[d] << S = s$	shl rd, s	7dSS
shift right	$r[d] \leftarrow r[d] >> S = -s$	shr rd, s	7 u 33
halt	halt machine	halt	f0
пор	do nothing	nop	ff

Summary: Static Scalar and Array Variables

• the compiler knows the address (memory location) of variable

• the compiler knows the address of the scalar value or array

arrays can be accessed using pointer dereferencing operator

the compiler does not know the address the array


What C does that Java doesn't

What Java does that C doesn't

· automatic array-bounds checking

Pointers

- Notation
- & X the address of X
- the value X points to • * X
- we also call this operation dereferencing



- &a = 0x1000, a = 3, *a = (whatever is at address 0x3...)
- &b = 0x2000. b = 0x3000. *b = 4

common mistakes

- use address of pointer
- try to dereference integer storing value

Structs



struct D d0; (also) address of d0.e 0x1000: value of d0.e address of d0.f 0x1004: value of d0.f address of d0.g 0x100c: value of d0.g

address of d0

Key observation

- offset from base of struct to a specific field is static
 - can always be computed by compiler
- address can be computed dynamically from base stored in register and offset computed by compiler and encoded directly into instruction difference from arrays: fields do not all have to be same size, so cannot necessarily

Struct access: use load/store offset instruction

Name	Semantics	Assembly	Machine
load base+offset	$r[d] \leftarrow m[r[s]+(o=p*4)]$	ld o(rs), rd	1psd
store base+offset	$m[r[d]+(o=p*4)] \leftarrow r[s]$	st rs, o(rd)	3spd

Static vs. Dynamic Structs

off by 4 when doing pointer arithmetic with integers

Pointer Arithmetic in C

a[x] equivalent to *(a+x)

&a[x] equivalent to (a+x)

Common mistake

-&a[0] = 0x2004; &a[2] = 0x2008

- (& a[2]) - (& a[1])) == 1 == (a+2) - (a+1)

Alternative to a[i] notation for dynamic array access

Pointer arithmetic takes into account size of datatype

0x2000: value of a[0] 0x2004: value of a[1]

0x2008: value of al2

0x200a: value of a[3]

compiler treats pointer-to-int differently than int!

even though both can be stored with 32 bits on IA-32 machine


treat pointer arithmetic like direct calculations with addresses

int f:

struct D {

Static and dynamic differ by an extra memory access

• dynamic structs have dynamic address that must be read from memory



• various strategies to avoid (reduce likelihood, but not a guaranteed cure) use local variables (allocated on the stack) and pass in address of the local from caller, instead of dynamic allocation in callee

Dangling pointer problem

Exam studying advice

(gdb) p k \$2 = -1073744624

- coding conventions explicit reference counting (heavyweight solution)

Memory Management in C

• pointer to object that has already been freed

- Memory leak problem
- allocated memory is not deallocated when no longer needed, so memory usage steadily grows (problem especially for long-running programs)

Pointer Arithmetic Example Program

• try writing simple test programs, use gdb and print to explore

tmm% gcc -g -o array2 array2.c array2.c: In function 'main': array2.c:6: warning: initialization makes integer from pointer without a cast array2.c:7: warning: initialization makes integer from pointer without a cast

tmm% ./array2 k hex: bffff7d0, k dec: -1073743920, m hex: bffff7c4, m dec -1073743932, n: 12, o: 3 $\,$

Explicit allocation with malloc and deallocation with free

happens when allocate and free happen in different parts of code

tmm% cat array2.c
#include <stdio.h>
int main (int argc, char** argv) {
 int a[4] = {100, 110, 120, 130};
 int k = &a[4];
 int m = &a[1];
 int m = &a[1];
 int n = k-m;
 int o = &a[4]-&a[1];
 printf ("k hex: %x, k dec: %d, m hex: %x, m dec %d, n: %d, o: %d \n",k, k, m, m, n, o);
}

don't free any memory to avoid dangling pointer problem (in Lab 3)

result is memory leak, leads to later problems even though no immediate crash

$m[r[1]] \leftarrow r[2]$ extra dereference

Memory Management in Java

Garbage collection model allocation with new

typesafe dynamic allocation

- deallocation handled by Java system, not programmer
- thus some kinds of programmer errors are impossible, including dangling pointers

Advantages

- much easier to program
- Disadvantages
- some performance penalties system knows less than programmer in best case
- GC pass could occur at bad time (realtime/interactive situation)
- programmers tempted to ignore memory management completely
- GC is not perfect, memory leaks can still occur.


Static Control Flow for If/Loop

- conditional branches: do if register is equal to zero
- greater than zero
- often requires ALU calculation to change condition into zero check
- tradeoff is keen ISA compact, vs. require more instructions to execute desired behavior
 - continue with RISC approach; pick compact
- unconditional

- 8 bits to encode address with respect to current PC, fits into 2-byte instruction in assembly, target is label specifying location
- absolute (iump)
- 32 bits to encode address, requires 6-byte instruction

branch	pc ← (a==pc+oo*2)	br a	8-00
branch if equal	$pc \leftarrow (a==pc+oo*2) \text{ if } r[c]==0$	beq rc, a	9 coo
branch if greater	$pc \leftarrow (a==pc+oo*2) \text{ if } r[c]>0$	bgt rc, a	acoo
jump	pc ← a (a specified as label)	j a	b aaaaaaaa

Implementing for Loops



calculate condition into zero check

- use two branches
- conditional to end at start
- unconditional after loop body
- defer store to memory
- only after loop end
- (when posssible)
- mov r0, r5 loop: add r4, r5 bgt r5, end_loop ld (r1, r0, 4), r3 add r3, r2 # temp i++

st r0, 0x4(r1)

address

0x00000000

address

0xfffffff

ld \$a, r1 # r1 = address of a[0] # r2 = temp_s = 0 # r5 = temp_i # r5 = temp i-9 # if temp_i>9 goto +4 # r3 = a[temp_i] # temp s += a[temp i] inc r0 br loop end_loop: ld \$s, r1

s = temp s

memory

temp_i=0

temp_s=0

temp_i++

goto loop

i=temp i

end loop: s=temp s

temp_t=temp_i-9

if temp_t>0 goto end_loop temp_s+=a[temp_i]

goto -7 # r1 = address of s

Implementing if-then-else if (a>h)



Transformations: same idea • calculate condition into zero check

- two branches for most cases
- conditional on top
- unconditional to bottom to skip next case except for last case, do not need
- defer store to memory when possible

Common mistake (if and for)

only using one branch

mov r1, r2 not r2 inc r2 # temp_c = ! b # temp_c = - b add r0, r2 bgt r2, then mov r1, r3 end_if: Id \$max, r0 st r3, 0x0(r0)

aoto end if

end_if: max=temp_max

ld \$a, r0 ld 0x0(r0), r0 ld \$b, r1

ld 0x0(r1), r1

temp_max=temp_a

r0 = &max# max = temp max

r0 = a

r1 = b

r2 = b

r1 = &b

Static Control Flow: Procedure Calls

- Set up return value
- read the value of the program counter (PC): convention is to use r6
- · increment to skip next two instructions (incr itself, and jump)
- Do iump to callee

Name


- jump to a dynamically determined target address stored in register
- Procedure call: use indirect jump (with zero offset)

get pc	[[u] \(\text{pc + (0==p^2)}	gpc 30, ru	orpu
indirect jump	$pc \leftarrow r[s] + (o = pp*2)$	j o(rs)	cspp
void foo () { ping (); }		6 = pc of nex	xt instruction
void ping () {}	ping: j 0(r6) # re	turn	

Assembly Machine

Semantics

Procedure Storage Needs frame




just like structs with base

- two local vars
- saved return address
- local variables saved registers arg 0 access through offsets from top arg 1 arguments arg 2 0x1000 pointer simple example 0x1000 local 0 local variables 0x1004 local 1 0x1008 ret addr saved register

Assembly Machine

Stack vs. Heap



pointer Frame A

local 0 ptr + 0 local 1 ptr + 4 ptr + 8 ret addr convention: r5 is stack pointer Frame C stack Frame B Frame A Struct A heap Struct B Struct C

Caller/Callee Example: Leaf Procedure allocate frame save r6

call b() restore r6
deallocate frame # ra = *sp # sp+=4 to discard ra i (r6) deca r5 # sp -= 4 for I1 3 allocate frame st r0, 0x0(r5) ld \$0x1, r0 # 10 = 0# r0 = 1body st r0. 0x4(r5) # | 1 = 1# sp += 4 to discard I0 # sp += 4 to discard I1 5 deallocate frame return inca r5 inca r5

Stack Frame Setup void three () { int i; int j; int k; sp 1968 rame Three ptr + 0local i do not touch r6 local i ptr + 4 void two () { local k ptr + 8 int j; sp 1980 Frame Two three (); save r6 to stack at (sp ptr + 0local i +8) then ptr + 4ocal j set r6: \$retToTwo void one () { ret addr: \$retToOne ptr + 8 two (); sp 1992 Frame One save r6 to stack at (sp ptr + 0 local i set r6: \$retToOne void foo () { ret addr: \$retToFoo ptr + // r5 = 2000one (); r6: \$retToFoo Frame Foo sp 2000

Arguments and Return Value

- Return value
- · convention: store in r0 register
- push return value on stack instead of using r0

Arguments

- in registers or on stack
- pushing on stack requires more work, but holds unlimited number
- work must be done by caller

Variables Summary

elements, named by index (e.g. a[i])

common mistake

Global variables

Arrays

address know statically

Reference variables

allocate space and save off arguments to stack in called

variable stores address of value (usually allocated dynamically)

address of element is base + index * size of element

base and index can be static or dynamic; size of element is static

offset to variable from start of object/struct know statically

offset to variable from start of activation frame know statically

- stack is managed by code that the compiler generates stack pointer (sp) is current top of stack (stored in r5)
- grows from bottom up towards 0

Stack Summary

- accessing information from stack
- callee accesses local variables, saved registers, arguments as static offsets from base of stack pointer (r5)
- stack frame for procedure created by mix of caller and callee work

- allocates room for old value of r6 and saves it to stack

- if arguments passed through stack; allocates room for them and save them to stack

- sets up new value of r6 return address (to next instruction in this pro jumps to callee code
- callee setup

- callee teardown
- ince teartown:

 deallocates stack frame space for locals
 unless leaf procedure, restores old r6 and deallocates that space on stack
- jump back to return address (location stored in r6)

- deallocates stack frame space for arguments use return value (if any) in r0

Polymorphic Dispatch

Method address is determined dynamically

- compiler can not hardcode target address in procedure call
- instead, compiler generates code to lookup procedure address at runtime
- address is stored in memory in the object's class jump table

Class Jump table

- every class is represented by class object
- the class object stores the class's jump table
- the jump table stores the address of every method implemented by the class
- objects store a pointer to their class object

Static and dynamic of method invocation

- · address of jump table is determined dynamically
- method's offset into jump table is determined statically

Dynamic Jumps in C

void printPrefix (char* str) {

*(bp++) = *(str++);

// copy str up to "." input buf

char buf[10]

while (*str!='.')

The vulnerability

*bp = 0;

Function pointer

• a variable that stores a pointer to a procedure

attacker can change printPrefix's return address

instead of return to caller code, "return" to attacker's code

- buf[XX] can overwrite return address on stack frame

- <return-type> (*<variable-name>)(<formal-argument-list>);

Security Vulnerability: Buffer Overflow

• if position of the first '.' in str is more than 10 bytes from the beginning of

str, this loop will write portions of str into memory beyond the end of buf

pointer

The Stack when


printPrefix is

buf [0 ..9]

other stuff

return address

- used to make dynamic call
- <variable-name> (<actual-argument-list>);
- Example



Double-Indirect Jump: Base/Offset

Key observation

Overflow Attack

 a new value of the return address . the worm code itself that is stored at this address

void printPrefix (char* str) {
 char buf[10];

// copy str into buf

printPrefix (input);

, int main (int arc. char*'

The attack input string has three parts

when r6 called, control flow goes to worm code

· a portion that writes memory up to the return address

 worm loaded on stack just below changed return address return address changed so points to that location

- base address stored in register (dynamic)
- for polymorphism jump table, offset can be computed statically by
- Function pointers: use double-indirect base/offset jump instruction

Name	Semantics	Assembly	Machine
dbl-ind jump b+o	$pc \leftarrow m[r[s] + (o==pp*2)]$	j *o(rs)	dspp

Switch Statement

• address usually dynamic

Locals and arguments

• address of stack frame is dynamic

```
int j;
  void foo () {
   switch (i) {
    case 0: j=10; break;
case 1: j=11; break;
case 2: j=12; break;
case 3: j=13; break;
```

void bar () { if (i==0)j=10; else if (i==1) j = 11; else if (i==2) j = 12; else if (i==3) j = 13; else j = 14;

Semantics the same as simplified nested if statements

- choosing one computation from a set
- · restricted syntax: static, cardinal values

Potential benefit: more efficient computation (usually)

- jump table to select correct case with single operation
- if statement may have to execute each check
 - number of operations is number of cases (if unlucky)

Static and Dynamic Jumps

- Key observation
- base address stored in register (dynamic)
- for switch jump table, have index stored in register

Double-Indirect Jump: Indexed

- Switch: use double-indirect jump indexed instruction
- Assembly Machine Semantics Name dbl-ind jump indexed pc ← m[r[s] + r[i]*4] i *(rs.ri.4)

- Jump instructions
- specify a target address and a jump-taken condition
- target address can be static or dynamic
- jump-target condition can be static (unconditional) or dynamic (conditional)

Static jumps

- jump target address is static compiler hard-codes this address into instruction

branch	pc ← (a==pc+oo*2)	br a	8-00
branch if equal	$pc \leftarrow (a==pc+oo*2) \text{ if } r[c]==0$	beg a	9coo
branch if greater	$pc \leftarrow (a==pc+oo*2) \text{ if } r[c]>0$	bgt a	acoo
jump	pc ← a (a specified as label)	j a	b aaaaaaaa

Dynamic jumps

• jump target address is dynamic

Switch Statement Strategy

- Choose one of two strategies to implement
- use jump table unless case labels are sparse or there are very few of them
- use nested-if-statements otherwise

Jump-table strategy

- statically
- build jump table for all label values between lowest and highest generate code to
- goto default if condition is less than minimum case label or greater than maximum
- normalize condition to lowest case label use jump table to go directly to code selected case arm

goto address of code_default if cond < min_label_value goto address of code_default if cond > max_label_value goto jumptable[cond-min label value]

statically: jumptable[i-min_label_value] = address of code_i forall i: min_label_value <= i <= max_label_value

switch (i) {
 case 20: j=10; break;
 case 21: j=11; break;
 case 22: j=12; break;
 case 23: j=13; break;
 default: j=14; break;

switch (i) {

Switch Snippet

: Id \$i, r0 #r0 = &i Id \$0x0(r0), r0 #r0 = i Id \$0xfffffed, r1 #r1 = -19 add r0, r1 #r0 = i-19 bgt r1, i0 #goto i0 if i>1 br default Id \$0xfffffe9, #goto default add r0, r1 #r1 = -23 bgt r1, default #goto default Id \$0xffffffec, r1 #r1 = -20 case20: Id \$0xa, r1 # r1 = 10 br done # goto done default: Id \$0xe, r1 # r1 = 14 br done # goto done br done # goto done
done: ld \$j, r0 # r0 = &j
st r1, 0x0(r0) # j = r1
br cont # goto cont

jmptable: .long 0x00000140 # & (case 20) .long 0x00000148 # & (case 21) long 0x00000150 # & (case 22) long 0x00000158 # & (case 23)

Dynamic Jumps

- Indirect jump
- Jump target address stored in a register
- We already introduced this instruction, but used it for static procedure

Name	Semantics	Assembly	Machin
indirect jump	$pc \leftarrow r[s] + (o==pp*2)$	j o(rs)	cspp

Double indirect jumps

Jump target address stored in memory

| dbl-ind jump b+o | $pc \leftarrow m[r[s] + (o==pp*2)]$

dbl-ind jump indexed $pc \leftarrow m[r[s] + r[i]*4]$

 Base-plus-displacement (function pointers) and indexed (switch) modes for memory access

Dynamic Control Flow Summary

Static vs dynamic flow control

Polymorphic dispatch in Java

- static if jump target is known by compiler
- dynamic for polymorphic dispatch, function pointers, and switch statements
- invoking a method on an object in Java method address depends on object's type, which is not known statically
- object has pointer to class object; class object contains method jump table • procedure call is a double-indirect jump - i.e., target address in memory

Function pointers in C

- a variable that stores the address of a procedure
- used to implement dynamic procedure call, similar to polymorphic dispatch

Switch statements

- syntax restricted so that they can be implemented with jump table
- jump-table implementation running time is independent of the number of case labels
 - but, only works if case label values are reasonably dense

Big Ideas: Second Half Memory hierarchy

- progression from small/fast to large/slow
- registers (same speed as ALU instruction execution, roughly: 1 ns clock tick)
- memory (over 100x slower: 100ns)
- disk (over 1.000.000x slower: 10 millisec)
- network (even worse: 200+ millisec RT to other side of world just from speed of light in fiber)
- implications
 - don't make ALU wait for memory
- ALU input only from
- don't make CPU wait for disk
- Clean abstraction for programmer
- ignore asynchronous reality via threads and virtual memory (mostly)
- explicit synchronization as needed


Adding I/O to Simple Machine

Beyond CPU/memory CPU: ALU and registers




I/O devices have small processors: I/O controllers

processing power available outside CPU



I/O-Mapped Memory



- use familiar syntax for load/store for both memory and I/O
- memory addresses beyond the end of main memory handled by I/O controllers
- · loads and stores are translated into I/O-bus messages to controller
- to read/write to controller at address 0x8000000

st r1 (r0) # write the value of r1 to the device Id (r0), r1 # read a word from device into r1

Programmed IO (PIO)



- CPU requests one word at a time and waits for I/O controller
- CPU must wait until data is available
- but I/O devices may be much slower than CPU (disks millions of times slower)
- large transfers slow since must be done one word at a time
- CPU must check back with I/O controller (for instance by polling)
- poll too seldom means high latency
- no way for I/O controller to initiate communication
- for some devices CPU has no idea when to poll (network traffic, mouse click)

Interrupts

CPU Interrupts

- controller can signal the CPU by setting special-purpose registers
- isDeviceInterrupting set by I/O Controller to signal interrupt interruptControllerID set by I/O Controller to identify interrupting device
- CPU checks for interrupts on every fetch-execute cycle
- polling, but very low overhead of register access; does not slow down computation
- CPU jumps to controller's Interrupt Service Routine to service interrupt
- interrupt-handler jump table, initialized at boot time


```
while (true) {
if (isDeviceInterrupting) {
  m[r[5]-4] \leftarrow r[6];

r[5] \leftarrow r[5]-4;
  r[5]
r[6]
            ← pc;

    interruptVectorBase [interruptControllerID];


  nc
 fetch ()
execute ():
```

Direct Memory Access (DMA)



- I/O controller transfers data to/from main memory independently of CPU
- process initiated by CPU using PIO send request to controller with addresses and sizes
- data transferred to memory without CPU involvement
- controller signals CPU with interrupt when transfer complete
- can transfer large amounts of data with one request
- not limited to one word at a time

PIO vs DMA: Phone Call Analogy



- PIO: only CPU can make a phone call
- must stay on the line a looooong time waiting for controller to finish
- PIO/DMA/Interrupt combination: sequence of phone calls
- PIO: CPU calls controller to make request, then hangs up
- DMA: controller calls memory to deliver data
- Interrupt: controller calls CPU to inform that data is ready leaves voicemail that CPU picks up on the next fetch/execute cycle

Asynchronous Disk Reading

Cannot depend on synchronized execution where result is available before next statement executed

> (buf, siz, blkNo); nowHaveBlock (buf. siz):

- Handling disk reads asynchronously
- each request has completion routine that should run after interrupt

asyncRead (buf, siz, blkNo, nowHaveBlock);

- need queue so can handle multiple pending requests
- Challenges of asynchrony
- either programmers must use explicitly asynchronous programming model
- decoupled event triggering and handling as with event-driven GUI programming imagine if not just on mouse clicks, but for every memory access
- or system can provide abstractions to hide asynchrony from programmers

Thread Control

Blocks

RUNNING

RUNNABLE

RUNNABLE

Top of stack points to TCB

where Thread-private data is

0

TCBa

TCBb

TCBc

Stacks

threads, processes, virtual memory

Thread Private Data

TCB must have pointer to

Stack must have pointer to

otherwise no way to add currently

stores TCBs not stacks

running thread to ready queue, which

forgetting that stack must point back

otherwise no way to find thread's data

stack

Ready Queue

Threads

Abstraction for execution

- programmer's view
- statements are executed one after another, appearance of sequential flow
- system reality
- threads maybe be blocked (stopped)
- often thread is not running because CPU is running a different thread
- Using threads
- create
- starts new thread, immediately adds it to gueue of threads waiting to run join
- blocks calling thread until target thread completes
- common mistakes
- assume that order of joining is order of execution
- assume that order of creating is order of execution
- scheduler may choose what to run next in any orde

Thread Scheduling Policies

- choose highest priority runnable thread to run
- Round-Robin
- equal-priority threads get fair share of processor, in round-robin fashion
- Preemptive
- priority-based
- lower priority thread preempted as soon as higher priority becomes runnable
- quantum-based (time slices)
- thread preempted when its time quantum expires timer device: I/O controller connected to clock, sends interrupts to CPU at regular intervals
- Can be combined

Thread Status DFA

Mutual Exclusion

Mutual exclusion with locks

thread busy-waits until lock acquired

thread blocks if lock not available

use when locks only needed for short time

use when locks may be held for long periods


spinlock

blocking locks

bar

ioin

zot



Use mutual exclusion to guard critical sections where data

· avoid race conditions where conflicting operations on shared data are

example: stack corruption when push and pop interleaved without being guarded

shared between multiple threads is accessed

thread returned to runnable state when lock becomes available

interleaved arbitrarily leading to nondeterministic behavior

Implementing Threads

- Each thread has own copy of stack
- Thread-Control Block (TCB)
- thread status: (NASCENT, RUNNING, RUNNABLE, BLOCKED, or DEAD)
- pointers to base of thread's stack base and top of thread's stack
- scheduling parameters such as priority, quantum, pre-emptability, etc.
- ready: list of TCB's of all RUNNABLE threads
- blocked: list of TCB's of BLOCKED threads
- Thread switch (stops Ta and starts Tb) save all registers to stack
- save stack pointer to Ta's TCB
- set stack pointer to stack pointer in Tb's TCB
- restore registers from stack

Mutual Exclusion Using Locks

- lock semantics
- a lock is either held by a thread or available
- at most one thread can hold a lock at a time
- · a thread attempting to acquire a lock that is already held is forced to wait
- lock primitives
- lock acquire lock, wait if necessary
- unlock release lock, allowing another thread to acquire if waiting
- using locks for the shared stack

void push_cs (struct SE* e) { lock (&aLock); unlock (&al.ock)


struct SE* pop_cs () {
struct SE* e; lock (&aLock); e = pop st (); unlock (&aLock) return e

Spinlocks Require Atomic Read/Write

Impossible when read and write are separate operations



- Need atomic read and write that is single indivisible unit
- with no intervening access to that memory location from any other thread allowed
- Atomic Memory Exchange
- one type of atomic memory instruction (there are other types)
- · group a load and store together atomically
- exchanging the value of a register and a memory location
- much higher overhead than standard load or store
- Name r[v] ← m[r[a]] chg (ra), rv
- Semantics Assembly m[r[a]] ← r[v]



Blocking Locks If a thread may wait a long time • it should block so that other threads can run • it will then unblock when it becomes runnable (lock available or event

• when lock is unlocked, unlocker restarts one thread on waiter queue

lock data structure includes a waiter queue and a few other things


data structure is shared by multiple threads; lock operations are critical sections


thus we use spinlocks to guard these sections in blocking lock implementation

waiting thread puts itself on a a waiter gueue and blocks


```
Implementing a Blocking Lock
  void lock (struct blocking_lock I) {
    while (I->held) {
                 (&waiter queue, uthread self ());
     spinlock unlock (&l->spinlock)
   spinlock_unlock (&I->spinlock);
  void unlock (struct blocking_lock I) {
  uthread t* waiter thread
```

Blocking Lock Example Scenario Thread B Thread A 3. calls lock() . grabs spinlock grabs blocking lock 8. grabs spinlock 9. queues itself on waiter/blocked list grabs spinlock 5. moves B to ready queue releases spinlock returns from unlock()





Busywaiting vs Blocking



Locks and Loops Common Mistakes

Confusion about spinlocks inside blocking locks • use spinlocks in the implementation of blocking locks • two separate levels of lock! holding spinlock guarding variable read/write holding actual blocking lock Confusion about when spinlocks needed must turn on to guard access to shared variables must turn off before finishing or blocking Confusion about loop function busvwait only inside spinlock thread blocked inside loop body, not busywaiting yield for blocking lock blocking wait for CV, blocking wait for semaphore P implementation

Mechanism to transfer control back and forth between

• uses monitors: CV can only be accessed when monitor lock is held

unblocks one waiter, continues to hold monitor

• notify_all unblocks all waiters (broadcast), continues to hold monitor

uthread monitor t* beer = uthread monitor create ();

uthread_cv_t* not_empty = uthread_cv_create (beer);

= uthread_cv_create (beer)

Multiple CVs can be associated with same monitor

independent conditions, but guarded by same mutex lock

blocks until a subsequent notify operation on the variable

Synchronization Abstractions

Monitors and condition variables

waiter_thread->state = TS_RUNNABLE;

ready_queue_enqueue (waiter_thread)

- monitor provides blocking locks
- guarantees mutual exclusion
- condition variable provides blocking notify
- control transfer among threads with wait/notify
- abstraction supports explicit locking
- Semaphores
- blocking atomic counter, stop thread if counter would go negative

on for critical sections

off before thread blocks

- introduced to coordinate asynchronous resource use
- · abstraction implicitly supports mutex, no need for explicit locking by user
- could use to implement monitors, barriers (and CVs, sort of)
- Common mistake:
- confusing three things
- how to use, how to implement, how one abstraction might be used to implement the other

Spin/Block, Lock/Notify: 3YrOld Analogy

```
Common mistake: confusing lock and notify
```

- · lock: resource only available for single user at once • notify: event has occurred
- Common mistake: confusing spin and block
- spin: actively use CPU resources while waiting
- block: do not use any CPU resources while waiting, use scheduler blocking mechanism
- checking the lock: try washroom door handle to see if it opens • spinlock: keep rattling the door handle and knocking until the door opens
- blocking lock; knock once, step away from the door to wait quietly, walk towards door after it opens. (and somebody else might beat you there, so do check door again!)
- checking for notification: asking 'are we there yet' on a car trip
- . spinnotify: keep asking 'are we there yet' every 30 seconds, for 1000km
- blocking notify: after first question, driver says 'no, go to sleep, I'll wake you up when

Monitors

• enter

lock

Provides mutual exclusion with blocking lock

exit unlock void doSomething (uthread monitor t* mon) { touchSharedMemory();

Standard case: assume all threads could overwrite shared memory.

• mutex: only allows access one at a time

Special case: distinguish read-only access (readers) from threads that change shared memory values (writers). • mutex: allow multiple readers but only one writer

Wait and Notify Semantics

- Monitor automatically exited before block on wait
- before waiter blocks, it exits monitor to allow other threads to enter Monitor automatically re-entered before return from wait
- when trying to return from wait after notify, thread may block again until monitor can be entered (if monitor lock held by another thread)
- Monitor stays locked after notify: does not block
- Implication: cannot assume desired condition holds after return from blocking wait
- other threads may have been in monitor between wait call and return
- must explicitly re-check; usually enclose wait in while loop with condition check
- same idea as blocking lock implementation with spinlocks!

void pour () { for (int i=0; i<n; i++) { while (glasses==0) alasses++: glasses--:

Condition Variables

Common mistakes

- CVs do not have internal storage variables (boolean flags or int counters)
- CVs are variables: named so can tell them apart from each other
- wait/notify tired vs. wait/notify hungry
- · users of CVs do not have to explicitly block
 - wait/notify done within implementation of CVs
- users of CVs do have to hold monitor in order to access CV values

Semaphores

- Atomic counter that can never be less than 0
- attempting to make counter negative blocks calling thread
- P(s): acquire
- try to decrement s
- if s would be negative, atomically blocks until s positive, then decrement s
- V(s): release
- increment s
- · atomically unblock any threads waiting in P Explicit locking not required when using semaphores since
- atomicity built in

uthread semaphore t* glasses = uthread create semaphore (0): void refill (int n) { uthread_P (glasses); uthread_V (glasses);

Semaphores

- Using semaphores: good building block for implementing many other things
- monitors
- condition variables (almost)

Condition Variables

Each CV associated with a monitor

uthread_cv_t* warm

threads

Primitives

wait

notify

- rendezvous: two threads wait for each other before continuing
- barriers: all threads must arrive at barrier before any can continue
- Implementing semaphores: similar spirit to blocking locks

struct uthread_semaphore { struct blocking_lock { spinlock_t spinlock_t uthread_queue_t waiter_queue; uthread_queue_t waiter_queue; (really should be boolean...)

Deadlock and Starvation

- Solved problem: race conditions
- solved by synchronization abstractions: locks, monitors, semaphores
- Unsolved problems when using multiple locks
- · deadlock: nothing completes because multiple competing actions wait for each other
- starvation: some actions never complete
- no abstraction to simply solve problem, major concern intrinsic to synchronization
- some ways to handle/avoid
- precedence hierarchy of locks
- detect and destroy: notice deadlock and terminate threads

Virtual Memory

Virtual Address Space


- an abstraction of the physical address space of main (i.e., physical) memory
- programs access memory using virtual addresses
- memory management unit translates virtual address to physical memory
- MMU hardware performs translation on every memory access by program

Process

- · a program execution with a private virtual address space - may have one or many threads
- private address space required for static address allocation and isolation

Virtual Address Translation

each program uses the same virtual address, but they map to different physical addresses




Address Space Translation Tradeoffs

- Single, variable-size, non-expandable segment
- internal fragmentation of segment due to sparse address use
- Multiple, variable-size, non-expandable segments
- internal fragmentation of segments when size isn't know statically
- external fragmentation of memory because segments are variable size
- · moving segments would resolve fragmentation, but moving is costly
- Expandable segments
- expansion must by physically contiguous, but there may not be room
- external fragmentation of memory requires moving segments to make room
- Multiple, fixed-size, non-expandable segments
- called pages
- need to be small to avoid internal fragmentation, so there are many of them
- since there are many, need indexed lookup instead of search

Paging

Key idea

- Virtual address space is divided into set of fixed-size segments called pages
- number pages in virtual address order
- virtual page number = virtual address / page size
- Page table
- indexed by virtual page number (vpn)
- stores base physical address (actually address / page size (pfn) to save space)
- stores valid flag



Translation: Search vs. Lookup Table

Translate by searching through all segments: too slow!

```
for (int i=0; i<segments.length; i++) {
 int offset = va - segment[i].baseVA;
if (offset > 0 && offset < segment[i].bounds) {
   pa = segment[i].basePA + offset;
   return pa;
throw new IllegalAddressException (va);
```

Translate with indexed lookup: Page Table

```
class AddressSpace {
PageTableEntry pte[]
                                                                                                               class PageTableEntry {
                                                                                                                boolean isValid;
int pfn;
 int translate (int va) {
  int vpn = va / PAGE_SIZE;
  int offset = va % PAGE_SIZE;
   if (pte[vpn].isValid)
return pte[vpn].pfn * PAGE_SIZE + offset;
     throw new IllegalAddressException (va);
```

Demand Paging

- some application data is not in memory
- transfer from disk to memory, only when needed Page Table

- only stores entries for pages that are in memory
- pages that are only on disk are marked invalid
- access to non-resident page causes a page-fault interrupt

Page Fault

- . is an exception raised by the CPU
- when a virtual address is invalid
- an exception is just like an interrupt, but generated by CPU not IO device
- · page fault handler runs each time a page fault occurs

Memory Map

- a second data structure managed by the OS
- divides virtual address space into regions, each mapped to a file
- page-fault interrupt handler checks to see if faulted page is mapped
- if so, gets page from disk, update Page Table and restart faulted instruction


Demand Paging

Virtual vs Physical Memory Size

 VM can be even larger than available PM with demand paging!

Page Replacement

- pages can now be removed from memory, transparent to program
- a replacement algorithm choose which pages should be resident and swaps out



Context Switch

A context switch is

- switching between threads from different processes
- each process has private virtual address space and thus its own page

Implementing a context switch

- change PTBR to point to new process's page table
- thread switch (save regs, switch stacks, restore regs)

Context switch vs thread switch

- changing page tables can be considerably slower than just changing threads - mainly because caching techniques used to make translation fast
- many pages may need reloading from disk because of demand paging

Paging Summary

- · a way to implement address space translation
- divide virtual address space into small, fixed sized virtual page frames
- page table stores base physical address of every virtual page frame
- page table is indexed by virtual page frame number
- some virtual page frames have no physical page mapping
- some of these get data on demand from disk

Summary: Second Half

Single System Image

- hardware implements a set of instructions needed by compilers
- compilers translate programs into these instructions
- translation assumes private memory and processor

Threads

- an abstraction implemented by software to manage asynchrony and
- provides the illusion of single processor to applications
- differs from processor in that it can be stopped and restarted

Virtual Memory

- an abstraction implemented by software and hardware
- provides the illusion of a single, private memory to application • not all data need be in memory, paged in on demand