CPSC 213

Introduction to Computer Systems

Unit 3

Course Review

Big Ideas: First Half


Static and dynamic

• anything that can be determined before execution (by compiler) is called static

• anything that can only be determined during execution (at runtime) is called dvnamic

SM-213 Instruction Set Architecture

hardware context is CPU and main memory with fetch/execute loop



Numbers

Common mistakes


treating hex number as decimal: interpret 0x20 as 20, but it's actually decimal 32 using decimal number instead of hex: writing 0x20 when you meant decimal 20

wasting your time converting into format you don't particularly need

- wasting your time trying to do computations in unhelpful format • think: what do you really need to answer the question?
- adding small numbers easy in hex: B+2=D
- for serious computations consider converting to decimal

unless multiply/divide by power of 2: then hex or binary is fast with bitshifting

Static Variable Access (static arrays)



Key observations

 address of b[a] cannot be computed statically by compiler • address can be computed dynamically from base and index stored in

registers

element size can known statically, from array type

Array access: use load/store indexed instruction

Name Semantics Assembly Machine					
load indexed	r[d] ← m[r[s]+4*r[i]]	ld (rs,ri,4), rd	2sid		
store indexed	m[r[d]+4*r[i]] ← r[s]	st rs, (rd,ri,4)	4sdi		

Learning Goals 1

Dynamic Flow Control

Memory Access

• an array of bytes, indexed by byte address

restricted to a transfer between registers and memory

. the ALU is thus unchanged, it still takes operands from registers

this is approach taken by Reduced Instruction Set Computers (RISC)

• wrong: trying to have instruction read from memory and do computation all at once

wrong: trying to have instruction do computation and store into memory all at once

ns write to a register, then can store into memory on next step

Consider 4-byte memory word and 32-bit register

• it has memory addresses i, i+1, i+2, and i+3

we'll just say its "at address i and is 4 bytes long"

• e.g., the word at address 4 is in bytes 4, 5, 6 and 7.

most computer makers except for Intel, also network protocols

i+3 i+2 i+1 i

223 to 216 215 to 28

. for static arrays, the compiler allocates the whole array

int* h

void foo 0 {

b[a] = a;

ld (r2), r3

0x2000: value of b

st r1. (r3.r1.4) # b[a] = a

. for dynamic arrays, the compiler allocates a pointer

• we could start with the BIG END of the number

• or we could start with the LITTLE END

Static vs Dynamic Arrays

must always load from memory into register as first step, then do ALU computations from registers only

Memory is

Memory access is

Common mistakes

all ALU ope

Endianness

Big or Little Endian

231 to 224

Intel

int a:

int b[10]:

void foo () {

b[a] = a;

0x2000: value of b[0]

0x2004: value of b[1]

0x2024: value of b[9]

st r1. (r2.r1.4) # b[a] = a

Id a_data , r0 # r0 = address of a Id (r0), r1 # r1 = a Id b_data , r2 # r2 = address of b

Memory
 Endianness and memory-address alignment
Globals
 Machine model for access to global variables; static and dynamic arrays and structs
Pointers
 Pointers in C, & and * operators, and pointer arithmetic
Instance Variables
 Instance variables of objects and structs
Dynamic Storage
 Dynamic storage allocation and deallocation
If and Loop
 If statements and loops
Procedures
 Procedures, call, return, stacks, local variables and arguments

Dynamic flow control, polymorphism, and switch statements

Learning Goals 2

Read Assembly Read assembly code

Write Assembly

 Write assembly code ISA-PL Connection

. Connection between ISA and high-level programming language

Asynchrony • PIO, DMA, interrupts and asynchronous programming Threads

 Using and implementing threads Synchronization

. Using and implementing spinlocks, monitors, condition variables and semaphores Virtual Memory

Virtual memory translation and implementation tradeoffs

Loading and Storing

	load into register					
	 immediate value: 32-bit number directly inside instruction 					
	· from memory: base in	register, direct offset as 4-bit numbe	r			
	 offset/4 stored in machine 	ne language				
	 common mistake: forget 	0 offset when just want store value from regist	er into memory			
	 from memory: base in 	register, index in register				
	 computed offset is 4*ind 	ex				
	 from register 					
•	store into memory					
	 base in register, direct 	offset as 4-bit number				
	 base in register, index 	in register				
[common mistake: car 	not directly store immediate value int	to memory			
`						
	Name	Semantics	Assembly	Machine		
	Name load immediate	Semantics r[d] ← v	Assembly Id \$v, rd	Machine 0d vvvvvvv		
	load immediate	r[d] ← v	ld \$v, rd	0d vvvvvvv		
	load immediate load base+offset	$r[d] \leftarrow v$ $r[d] \leftarrow m[r[s]+(o=p*4)]$	ld \$v, rd ld o(rs), rd	0d vvvvvvv 1psd		
	load immediate load base+offset load indexed register move	$r[d] \leftarrow v$ $r[d] \leftarrow m[r[s]+(o=p^*4)]$ $r[d] \leftarrow m[r[s]+4^*r[i]]$	ld \$v, rd ld o(rs), rd ld (rs,ri,4), rd	0d vvvvvvv 1psd 2sid		

Determining Endianness of a Computer

1	
Í.	#include <stdio.h></stdio.h>
1	int main () { char a[4];
1	*((int*)a) = 1;
1	printf("a[0]=%d a[1]=%d a[2]=%d a[3]=%d\n",a[0],a[1],a[2],a[3]);

Memory

i

i+1

i + 2

i + 3

extra dereference

27 to 20 Register bits

27 to 20 Register bits

 how does this C code check for endianness' create array of 4 bytes (char data type is 1 byte) cast whole thing to an integer, set it to 1 check if the 1 appears in first byte or last byte • things to understand:

concepts of endiananess

casting between arrays of bytes and integers masking bits, shifting bits

Dereferencing Registers

Same access, different declaration and allocation Common mistakes no dereference when you need it • extra dereference when you don't need it example Id \$a_data, r0 # r0 = address of a Id (r0), r1 # r1 = a Id (sb_data, r2 # r2 = address of b Id (r2), r3 # r3 = b st r1, (r3,r1,4) # b[a] = a b = (int*) malloc (10*sizeof(int)); a dereferenced once - b dereferenced twice Id \$a_data, r0 # r0 = address of a Id (r0), r1 # r1 = a Id \$b_data, r2 # r2 = address of b Id (r2), r3 # r3 = b once with offset load once with indexed store

no dereference: value in register one dereference: address in register

. two dereferences: address of pointer in register

Not Covered on Final

Details of memory management

- Java weak references, reference objects, reference queues
- slides 22-24 of module 1c, details of Lab 3 Java memory leak solution
- C reference counting - slides 17-18 of module 1c
- Details of Hoare blocking signal for condition variables • slides 24-26 of module 2c
- OS/Encapsulation
- module 2e
- Interprocess Communication, Networking, Protocols module 2f

hex bin 0000 0001

2 2 0010 3 3 0011 4 4 0100 5 5 0101

10 A 1010 11 B 1011

 II
 B
 IG.1

 I2
 C
 I100

 I3
 D
 I101

15 F |1111

14 E

6 0110 7 0111

1000

1001

1110

Numbers

Hex vs. decimal vs. binary • in SM-213 assembly


- 0x in front of number means it's in hex - otherwise it's decimal
- converting from hex to decimal
- convert each hex digit separately to decimal - 0x2a3 = 2x16² + 10x16¹ + 3x16⁰
- converting from hex to binary convert each hex digit separately to binary: 4 bits in one hex digit
- converting from binary to hex

convert each 4-bit block to hex digit exam advice

- reconstruct your own lookup table in the margin if you need to do this

Alignment

Power-of-two aligned addresses simplify hardware



 computing alignment: for what size integers is address X aligned? byte address to integer address is division by power to two, which is just shifting bits (j shifted k bits to right) $j / 2^{k} == j >> k$ convert address to decimal; divide by 2, 4, 8, 16,; stop as soon as there's a remainder - convert address to binary; sweep from right to left, stop when find a 1

Basic ALU Operations


Arithmetic

Name	Semantics	Assembly	Machine
register move	r[d] ← r[s]	mov rs, rd	60sd
add	r[d] ← r[d] + r[s]	add rs, rd	61sd
and	r[d] ← r[d] & r[s]	and rs, rd	62sd
inc	r[d] ← r[d] + 1	inc rd	63-d
inc address	r[d] ← r[d] + 4	inca rd	64-d
dec	r[d] ← r[d] - 1	dec rd	65-d
dec address	r[d] ← r[d] – 4	deca rd	66-d
not	r[d] ← ~ r[d]	not rd	67-d

Shifting NOP and Halt

Name	Semantics	Assembly	Machine
shift left	r[d] ← r[d] << S = s	shl rd, s	
shift right	r[d] ← r[d] << S = -s	shr rd, s	7035
halt	halt machine	halt	f0
пор	do nothing	nop	ff

Pointers



convention: r5 is stack pointer

address

0xffffffff

Summary: Static Scalar and Array Variables

• the compiler knows the address (memory location) of variable Static scalars and arrays • the compiler knows the address of the scalar value or array Dynamic arrays • the compiler does not know the address the array What C does that Java doesn't static arrays • arrays can be accessed using pointer dereferencing operator arithmetic on pointers What Java does that C doesn't typesafe dynamic allocation automatic array-bounds checking

Memory Management in Java

Garbage collection model

Static variables

- allocation with new
- · deallocation handled by Java system, not programmer - thus some kinds of programmer errors are impossible, including dangling pointers
- Advantages
- much easier to program
- Disadvantages
- some performance penalties
- system knows less than programmer in best case - GC pass could occur at bad time (realtime/interactive situation)
- · programmers tempted to ignore memory management completely - GC is not perfect, memory leaks can still occur!

Static Control Flow: Procedure Calls

- Set up return value
- read the value of the program counter (PC): convention is to use r6 increment to skip next two instructions (incr itself, and jump)
- Do jump to callee
- jump to a dynamically determined target address stored in register
- Procedure call: use indirect jump (with zero offset)

Name	Semantics	Assembly	Machine
get pc	r[d] ← pc	gpc r <mark>d</mark>	6f-d
indirect jump	$pc \leftarrow r[t] + (o = = pp^{*2})$	j <mark>o</mark> (rt)	ctpp
<pre>void foo () { ping (); }</pre>		# r0 = address of # r6 = pc of next # r6 = pc + 4 # goto ping ()	
void ping () {}	ping: j 0(r6)	# return	

Stack Frame Setup: Caller/Callee Work

<pre>void three () { int i; int j; int k; }</pre>	sp 1964 ptr + 0 ptr + 4	Frame Three local i local j	before jump to three() code:
void two () { int i; int i;	ptr + 8 ptr + 12	local k ret addr: \$tworet	save r6 to stack then set r6 to \$threeret
three (); }	ptr + 0	Frame Two local i local i	before jump to two() code: save r6 to stack then
void one () { int i;	ptr + 4 ptr + 8	ret addr: \$oneret	set r6 to \$tworet
two 0; }	sp 1992	Frame One	before jump to one() code: save
void foo () { // r5 = 2000 one ();	ptr + 0 ptr + 4	local i ret addr: \$fooret	r6 to stack then set r6 to \$oneret
}	sp 2000	Frame Foo	r6 is\$fooret

if (a>b)	
max = a; else max = b; Transformations: same idea	temp_a=a temp_b=b temp_c=temp_i goto then if (ter else: temp_max=tem goto end if
	then: temp_max=tem
calculate condition into zero check	end_if: max=temp_max
two branches for most cases - conditional on top	
 unconditional to bottom to skip next case except for last case, do not need 	ld \$a, r0 ld 0x0(r0), r0 ld \$b, r1 ld 0x0(r1), r1
defer store to memory when possible	mov r1, r2 not r2 inc r2
Common mistake (if and for)	add r0, r2 bgt r2, then
only using one branch	else: mov r1, r3 br end_if then: mov r0, r3 end if: ld \$max, r0
	enu_n.iu \$max, ru

r0 = 8 = (frame size)

teardown frame

return

ld \$0x8, r0

0x0(r6)

add r0, r5

allocate bar frame (1) save r6 2 call b() restore r6 6 dealloc bar frame (1) return 3 allocate bar frame (2)

- a-temp_b emp_c>0) mp_b np_a # r0 = &a
- # r0 = a # r1 = &b # r1 = b # r2 = b # temp_c = ! b # temp_c = - b

temp c = a-b

if (a>b) goto +2

temp_max = b # goto +1 # temp_max = a

r0 = &max

max = temp max

dealloc bar frame (2)

return

Arguments and Return Value

Return value

 convention: store in r0 register 	
 common mistake: 	

push return value on stack instead of using r0

Arguments

in registers or on stack
pushing on stack requires more work, but holds unlimited number
work must be done by caller

common mistake:

allocate space and save off arguments to stack in called

Variables Summary

Global variables

address know statically

Reference variables

variable stores address of value (usually allocated dynamically)

Arrays

elements, named by index (e.g. a[i])
address of element is base + index * size of element

- base and index can be static or dynamic; size of element is static

Instance variables

offset to variable from start of object/struct know statically
 address usually dynamic

Locals and arguments

offset to variable from start of activation frame know statically
 address of stack frame is dynamic

Switch Statement



- Semantics the same as simplified nested if statements
 choosing one computation from a set
- restricted syntax: static, cardinal values
- Potential benefit: more efficient computation (usually)
 jump table to select correct case with single operation
- if statement may have to execute each check
 number of operations is number of cases (if unlucky)

Static and Dynamic Jumps

Jump instructions

• specify a target address and a jump-taken condition

target address can be static or dynamic

• jump-target condition can be static (unconditional) or dynamic (conditional)

Static jumps

jump target address is static

 compiler hard-codes 	this	address	into	instruction	
---	------	---------	------	-------------	--

Name	Semantics	Assembly	Machine
branch	$pc \leftarrow (a==pc+oo*2)$	br a	8-00
branch if equal	$pc \leftarrow (a==pc+oo*2) \text{ if } r[c]==0$	beg a	9coo
branch if greater	$pc \leftarrow (a==pc+oo*2) \text{ if } r[c]>0$	bgt a	acoo
jump	pc ← a	ja	b aaaaaaaa

Dynamic jumps

• jump target address is dynamic

Stack Summary

stack pointer (sp) is current top of stack (stored in r5

allocates room for old value of r6 and saves it to stack

ts up new value of r6 return address (to next instruction

arrows from bottom up towards 0

caller setup

callee setup

callee teardown

caller teardown

ensure return value in r0 deallocates stack frame space for locals

jump back to return address (loc

Class Jump table

accessing information from stack

allocates space on stack for local variables

deallocates stack frame space for argumer restores old r6 (and any other saved regist use return value (if any) in r0

Polymorphic Dispatch

· every class is represented by class object

. the class object stores the class's jump table

objects store a pointer to their class object

Switch Statement Strategy

use nested-if-statements otherwise

normalize condition to lowest case label

goto jumptable[cond-min label value]

Jump target address stored in a register

Jump target address stored in memory

dbl-ind jump b+o $pc \leftarrow m[r[t] + (o==pp^{*2})]$

dbl-ind jump indexed $pc \leftarrow m[r[t] + r[i]*4]$

Jump-table strategy

Dynamic Jumps

Name

Double indirect jumps

Name

indirect iump

for memory access

Indirect jump

calls

generate code to

statically

Static and dynamic of method invocation

. method's offset into jump table is determined statically

Choose one of two strategies to implement

- build jump table for all label values between lowest and highest

use jump table to go directly to code selected case arm

goto address of code_default if cond < min_label_value goto address of code_default if cond > max_label_value

statically: jumptable[i-min_label_value] = address of code_ forall i: min_label_value <= i <= max_label_value

address of jump table is determined dynamically

Method address is determined dynamically

compiler can not hardcode target address in procedure call

• address is stored in memory in the object's class jump table

• instead, compiler generates code to lookup procedure address at runtime

. the jump table stores the address of every method implemented by the class

• use jump table unless case labels are sparse or there are very few of them

goto default if condition is less than minimum case label or greater than maximum

. We already introduced this instruction, but used it for static procedure

· Base-plus-displacement (function pointers) and indexed (switch) modes

Semantics

Assembly Machine

Assembly Machine

dtpp

eti-

ctpp

j o(rt)

i *o(rt)

j *(rt,ri,4)

Semantics

 $pc \leftarrow r[t] + (o = = pp*2)$

stack is managed by code that the compiler generates

• callee accesses local variables, arguments as static offsets from base of stack pointer (r5)


stack frame for procedure created by mix of caller and callee work

if arguments passed through stack: allocates room for them and save them to stac

sion about what caller vs callee sh

Security Vulnerability: Buffer Overflow O

The bug




Dynamic Jumps in C

Function pointer

- a variable that stores a pointer to a procedure
 declared
- <return-type> (*<variable-name>)(<formal-argument-list>);
 used to make dynamic call
- <variable-name> (<actual-argument-list>);

Example

switch (i) {
 case 20: j=10; break;
 case 21: j=11; break;
 case 22: j=12; break;
 case 23: j=13; break;
 default: j=14; break;









 able:
 .long 0x00000140
 # & (case 2

 .long 0x0000018
 # & (case 21)

 .long 0x00000150
 # & (case 22)

 .long 0x00000158
 # & (case 23)

Dynamic Control Flow Summary

Static vs dynamic flow control

static if jump target is known by compiler

• dynamic for polymorphic dispatch, function pointers, and switch statements
 Polymorphic dispatch in Java

Polymorphic dispatch in Java invoking a method on an object in Java

method address depends on object's type, which is not known statically
object has pointer to class object; class object contains method jump table

procedure call is a double-indirect jump – i.e., target address in memory Function pointers in C

a variable that stores the address of a procedure

• used to implement dynamic procedure call, similar to polymorphic dispatch

Switch statements


syntax restricted so that they can be implemented with jump table
jump-table implementation running time is independent of the number of case labels
but, only works if case label values are reasonably dense


Overflow Attack

The attack input string has three parts a portion that writes memory up to the return address a new value of the return address the worm odd field that is string to the return in the string of the string to the string of the string to the string of the stri

the worm code itself that is stored at this address
 Sequence

worm loaded on stack just below changed return address
 return address changed so points to that location
 when r6 called, control flow goes to worm code





Double-Indirect Jump: Base/Offset

Key observation

base address stored in register (dynamic)for polymorphism jump table, offset can be computed statically by

compiler

Function pointers: use double-indirect base/offset jump instruction

Name	Semantics	Assembly	Machine
dbl-ind jump b+o	$pc \leftarrow m[r[t] + (o = = pp*2)]$	j * <mark>o</mark> (rt)	dtpp

Double-Indirect Jump: Indexed

Key observation

base address stored in register (dynamic)

• for switch jump table, have index stored in register

Switch: use double-indirect jump indexed instruction

Name	Semantics	Assembly	Machine
dbl-ind jump indexed	$pc \leftarrow m[r[t] + r[i]*4]$	j *(r t ,r i ,4)	eti-


Big Ideas: Second Half

Memory hierarchy

- progression from small/fast to large/slow
 registers (same speed as ALU instruction execution, roughly: 1 ns clock tick)
- memory (over 100x slower: 100ns)
 disk (over 1.000.000x slower: 10 millisec)
- network (even worse: 200+ millisec RT to other side of world just from speed of light in fiber)
- implications - don't make ALU wait for memory
- ALU input only from registers, not memory
- don't make CPU wait for disk
- interrupts, threads, asynchrony

Clean abstraction for programmer

ignore asynchronous reality via threads and virtual memory (mostly)
 explicit synchronization as needed



trol trar oller -> CPU · each request has completion routine that should run after interrupt

I/O controller transfers data to/from main memory independently of CPU process initiated by CPU using PIO

 send request to controller with addresses and sizes data transferred to memory without CPU involvement controller signals CPU with interrupt when transfer complete

can transfer large amounts of data with one request not limited to one word at a time

Implementing Threads

Each thread has own copy of stack Thread-Control Block (TCB)

• thread status: (NASCENT, RUNNING, RUNNABLE, BLOCKED, or DEAD) pointers to base of thread's stack base and top of thread's stack • scheduling parameters such as priority, quantum, pre-emptability, etc.

Queues

 ready: list of TCB's of all RUNNABLE threads blocked: list of TCB's of BLOCKED threads

Thread switch (stops Ta and starts Tb)

 save all registers to stack save stack pointer to Ta's TCB set stack pointer to stack pointer in Tb's TCB restore registers from stack

Mutual Exclusion Using Locks

lock semantics

• a lock is either held by a thread or available

• at most one thread can hold a lock at a time a thread attempting to acquire a lock that is already held is forced to wait

lock primitives

• lock acquire lock, wait if necessary

• unlock release lock, allowing another thread to acquire if waiting

struct SE* pop_cs () {
 struct SE* e;

unlock (&aLock);

lock (&aLock);

e = pop st ();

return e

using locks for the shared stack



Thread Private Data

asyncRead (buf, siz, blkNo, nowHaveBlock);

Challenges of asynchrony

threads, processes, virtual memory


• need queue so can handle multiple pending requests

imagine if not just on mouse clicks, but for every memory access

• either programmers must use explicitly asynchronous programming model

or system can provide abstractions to hide asynchrony from programmers

decoupled event triggering and handling as with event-driven GUI programming



Spinlocks Require Atomic Read/Write

Impossible when read and write are separate operations



Need atomic read and write that is single indivisible unit

 with no intervening access to that memory location from any other thread allowed Atomic Memory Exchange

 one type of atomic memory instruction (there are other types) · group a load and store together atomically

 exchanging the value of a register and a memory location much higher overhead than standard load or store

Semantics Assembly Name atomic exchange r[v] ← m[r[a]] chg (ra), rv míríall ← rívl



CPU requests one word at a time and waits for I/O controller CPU must wait until data is available


but I/O devices may be much slower than CPU (disks millions of times slower)

• large transfers slow since must be done one word at a time

- CPU must check back with I/O controller (for instance by polling)
- poll too often means high overhead
- poll too seldom means high latency

• no way for I/O controller to initiate communication for some devices CPU has no idea when to poll (network traffic, mouse click)

Threads



Thread Scheduling Policies

Priority

. choose highest priority runnable thread to run

Round-Robin

• equal-priority threads get fair share of processor, in round-robin fashion Preemptive

priority-based

lower priority thread preempted as soon as higher priority becomes runnable quantum-based

thread preempted when its time quantum expires

timer device: I/O controller connected to clock, sends interrupts to CPU at regular intervals

Can be combined

Implementing Spinlocks

Spin first on fast normal read, then try slow atomic exchange

• use normal read in loop until lock appears free when lock appears free use exchange to try to grab it . if exchange fails then go back to normal read




common mistake assume that atomic exchange always succeeds; could fail

Interrupts


CPU Interrupts

- controller can signal the CPU by setting special-purpose registers set by I/O Controller to signal interrupt isDeviceInterrupting
- interruptControllerID set by I/O Controller to identify interrupting device · CPU checks for interrupts on every fetch-execute cycle
- polling, but very low overhead of register access: does not slow down computation
- CPU jumps to controller's Interrupt Service Routine to service interrupt interruptVectorBase interrupt-handler jump table, initialized at boot time



Thread Status DFA

zot



Mutual Exclusion

Use mutual exclusion to guard critical sections where data shared between multiple threads is accessed

· avoid race conditions where conflicting operations on shared data are interleaved arbitrarily leading to nondeterministic behavior

example: stack corruption when push and pop interleaved without being guarded

Mutual exclusion with locks

- spinlock
 - thread busy-waits until lock acquired
 - use when locks only needed for short time
 - blocking locks
 - thread blocks if lock not available
 - thread returned to runnable state when lock becomes available
 - use when locks may be held for long periods

Blocking Locks

- If a thread may wait a long time
- it should block so that other threads can run • it will then unblock when it becomes runnable (lock available or event notification
- Blocking locks for mutual exclusion

• if lock is held, locker puts itself on waiter queue and blocks

- when lock is unlocked, unlocker restarts one thread on waiter queue Blocking locks for event notification (condition variables)
- · waiting thread puts itself on a a waiter queue and blocks • notifying thread restarts one thread on waiter queue (or perhaps all)

Implementing blocking locks using spinlocks lock data structure includes a waiter gueue and a few other things data structure is shared by multiple threads; lock operations are critical sections . thus we use spinlocks to guard these sections in blocking lock implementation

Implementing a Blocking Lock	Blocking Lock Example Scenario	Busywaiting vs Blocking	Locks and Loops Common Mistakes
<pre>void lock (struct blocking_lock l) { spinlock_lock (&I->spinlock); while (I->heid) { enqueue (&waiter_queue, uthread_self ()); spinlock_unlock (&I->spinlock); uthread_switch (ready_queue_dequeue (), TS_BLOCKED); spinlock_unlock (&I->spinlock); } l ->heid = 1; spinlock_unlock (&I->spinlock); } void unlock (struct blocking_lock l) { uthread_t* waiter_thread; spinlock_lock (&I->spinlock); } void unlock (&I->spinlock); l ->heid = 0; waiter_thread = dequeue (&I->waiter_queue); spinlock_unlock (&->spinlock); waiter_thread = TS_RUNNABLE; ready_queue_enqueue (waiter_thread); } Spinlock state = TS_RUNNABLE; ready_queue_enqueue (waiter_thread); } </pre>	 Thread A alls locki) grabs spinlock grabs spinlock returns from locki) a. calls locki) tries to grab spinlock, but spins grabs spinlock grabs spinlock grabs spinlock a. calls locki) tries to grab spinlock, but spins grabs spinlock grabs spinlock a. calls locki) b. calls locki) b. calls spinlock grabs spinlock a. calls locki) b. calls locki) b. calls spinlock b. grabs spinlock b. releases spinlock b. releases spinlock calls unlocki) b. releases spinlock calls unlocki) calls unlocki) calls unlocki) f. restarts Thread B f. restarts Thread B grabs spinlock calls unlocki) f. restarts Thread B grabs spinlock grabs spinlock calls unlocki) calls unlocki) calls unlocki) calls unlocki) f. restarts Thread B grabs spinlock calls unlocki) calls unlocki) f. restarts Thread B grabs spinlock grabs spinlock calls unlocki) calls unlocki) d. grabs spinlock d. grabs spinlock d. grabs spinlock grabs spinlock d. grabs sp	 Using spinlocks to busywait for long time wastes CPU cycles use for short things including within implementation of blocking locks Using blocking locks B does work A busywaits B does work A busywaits B does work A does work 	 Confusion about spinlocks inside blocking locks use spinlocks in the implementation of blocking locks two separate levels of lock! holding spinlock guarding variable read/write holding actual blocking lock Confusion about when spinlocks needed must turn on to guard access to shared variables must turn off before finishing or blocking Confusion about loop function busywait only inside spinlock thread blocked inside loop body, not busywaiting yield for blocking lock we-theek for desired conditor: is lock available? blocking wait for CV, blocking wait for semaphore P implementation
Synchronization Abstractions	Monitors	Condition Variables	Wait and Notify Semantics
 Monitors and condition variables nonitor guarantees mutual exclusion with blocking locks condition variable provides control transfer among threads with wait/notify abstraction supports explicit locking Semaphores blocking atomic counter, stop thread if counter would go negative introduced to coordinate asynchronous resource use abstraction implicitly supports mutex, no need for explicit locking by user use to implement monitors, barriers (and condition variables, sort of) 	 Provides mutual exclusion with blocking lock enter lock exit unlock foid doSomething (uthread_monitor_t* mon) { withread_monitor_enter (mon); touchSharedMemory(; uthread_monitor_exit (mon); uthread_monitor_exit (mon); Standard case: assume all threads could overwrite shared memory. mutex: only allows access one at a time Special case: distinguish read-only access (readers) from threads that change shared memory values (writers). mutex: allow multiple readers but only one writer 	 Mechanism to transfer control back and forth between threads uses monitors: CV can only be accessed when monitor lock is held Primitives wait blocks until a subsequent notify operation on the variable notify unblocks one waiter, continues to hold monitor notify_all unblocks all waiters (broadcast), continues to hold monitor Each CV associated with a monitor Multiple CVs can be associated with same monitor independent conditions, but guarded by same mutex lock uthread_monitor_t* beer = uthread_monitor_create 0; uthread_cv_t* not_empty = uthread_cv_create (beer); uthread_cv_t* warm = uthread_cv_create (beer); 	 Monitor automatically exited before block on wait before waiter blocks, it exits monitor to allow other threads to enter Monitor automatically re-entered before return from wait when trying to return from wait after notify, thread may block again until monitor can be entered (if monitor lock held by another thread) Monitor stays locked after notify: does not block Implication: cannot assume desired condition holds after return from blocking wait other threads may have been in monitor between wait call and return
Condition Variables	Semaphores	Semaphores	Deadlock and Starvation
 • Final will not cover Hoare blocking signal semantics • just nonblocking notify Hansen semantics • Common mistake: • CVs do not have internal storage variables (boolean flags or int counters) • CVs are variables: named so can tell them apart from each other • wait/notify tired vs. wait/notify hungry 	 Atomic counter that can never be less than 0 attempting to make counter negative blocks calling thread P(s): acquire ty to decrement 8 to would be negative, atomically blocks until s positive, then decrement s P(s): release atomically unblock any threads waiting in P Applicit locking not required when using semaphores since atomicity built in uthread_semaphore_t* glasses = uthread_create_semaphore (0); void pour () { woid refill (int n) { for (int i=0; i<n; <="" i++);="" li=""> withread_V (glasses); </n;> 	 Using semaphores: good building block for implementing many other things nonitors condition variables (almost) rendezvous: two threads wait for each other before continuing barriers: all threads must arrive at barrier before any can continue Implementing semaphores: similar spirit to blocking locks struct uthread_semaphore { spinlock,t spinlock; uthread_queue_t waiter_queue; }; (really should be boolean) 	 Solved problem: race conditions solved by synchronization abstractions: locks, monitors, semaphores Unsolved problems when using multiple locks deadlock: nothing completes because multiple competing actions wait for each other starvation: some actions never complete no abstraction to simply solve problem, major concern intrinsic to synchronization some ways to handle/avoid: precedence hierarchy of locks detect and destroy: notice deadlock and terminate threads

Demand Paging

Key idea

 some application data is not in memory transfer from disk to memory, only when needed

Page table

• only stores entries for pages that are in memory • pages that are only on disk are marked invalid access to non-resident page causes a page-fault interrupt

Memory map

a second data structure managed by the OS

- divides virtual address space into regions, each mapped to a file • page-fault interrupt handler checks to see if faulted page is mapped
- if so, gets page from disk, update Page Table and restart faulted instruction

swap

Page replacement

pages can now be removed from memory, transparent to program

Interprocess Communication

Communication for processes that don't share memory

• a replacement algorithm choose which pages should be resident and swaps out others

• on same processor or different ones connected by network

Kev ideas

client/server model, packet-based transport

- naming endpoints: IP address and port
- communication protocol layers
- transport (TCP/UDP), routing (IP), data (Ethernet), physical (radio/cable)

Sockets: OS abstraction for asynchronous control transfer

• send: initiate sending message payload to receiving process, but do not wait

• recv: receive next available message, either blocking or not if no data waiting

Module not covered on final exam

Context Switch

Context switch: switching between threads from different processes

• each process has private virtual address space and thus its own page table Context switch operations

- thread switch (save regs, switch stacks, restore regs) page table switch
 - change PTBR (page table base register) so points to new page table - invalidate stale page table cache entries: may require flushing entire cache
 - •page table cache: TLB (translation lookaside buffer) fast cache storing recent page table translations
 - •new process has no valid TLB entries, so many misses
- thus context switch can be much more expensive than thread switch

Summary: Second Half

Single System Image

· hardware implements a set of instructions needed by compilers · compilers translate programs into these instructions • translation assumes private memory and processor

Threads

• an abstraction implemented by software to manage asynchrony and concurrency • provides the illusion of single processor to applications

· differs from processor in that it can be stopped and restarted

Virtual Memory

• an abstraction implemented by software and hardware provides the illusion of a single, private memory to application • not all data need be in memory, paged in on demand

Hardware Enforced Encapsulation

 kernel mode register and VM mapping restriction . allows OS to export a public interface and to encapsulate (hide) the implementation

Paging Summary

Paging

• a way to implement address space translation • divide virtual address space into small, fixed sized virtual page frames

• page table stores base physical address of every virtual page frame • page table is indexed by virtual page frame number some virtual page frames have no physical page mapping some of these get data on demand from disk

OS & Hardware Enforced Encapsulation

Protecting operating system (OS) functions from applicationlevel access

• VM already protects memory: data in one address space cannot be named by process with another virtual address space add hardware protection for OS function access

User mode vs. kernel mode

- all OS code/data included in every application page table and address space
- split address space into two protection domains
- application/user: check during VM to PM translation disallows access to OS part of space user/kernel: everything accessible, including all system functionality
- add user/kernel mode bit to each page table entry
- add kernel mode register to CPU
- protect switch from user to kernel mode: only through system calls handled like interrupts with jump table in kernel memory
- Module not covered on final exam

