CPSC 213 Introduction to Computer Systems Unit 2a I/O Devices, Interrupts and DMA	 Text Exceptions, Logical Control Flow, Signal Terminology - Receiving Signals 8.1, 8.2.1, 8.5.1-8.5.3
Looking Beyond the CPU and Memory CPU The Processors I/O Bus I/O Controllers I/O Devices	Talking to an I/O Controller
 Memory Bus data/control path connecting CPU, Main Memory, and I/O Bus also called the <i>Front Side Bus</i> I/O Bus data/control path connecting Memory Bus and I/O Controllers I/O Device I/O Device I/O mechanism that generates or consumes data 	 CPU transfers a word at a time between CPU and I/O controller typically use standard load/store instructions, but to I/O-mapped memory I/O-Mapped Memory memory addresses beyond the end of main memory used to name I/O controllers (usually configured at boot time) loads and stores are translated into I/O-bus messages to controller Example to read/write to controller at address 0x8000000

3

consumes data

• e.g., disk, radio, keyboard, mouse, ...

• e.g., PCI

ld \$0x8000000, r0 st r1 (r0) ld (r0), r1 # write the value of r1 to the device
read a word from device into r1

Λ

Reading For Next Two Lectures

Limitations of PIO

Reading or writing large amounts of data slows CPU

- requires CPU to transfer one word at a time
- controller/device is much slower than CPU
- and so, CPU runs at controller/device speed, mostly waiting for controller
- IO Controller can not initiate communication
 - sometimes the CPU asks for for data
- but, sometimes controller receives data for the CPU, without CPU asking

 e.g., mouse click or network packet reception (everything is like this really as we will see)

 how does controller notify CPU that it has data the CPU should want?


One not-so-good idea

• what is it? _

what are drawbacks? ______

when is it okay? ______

Autonomous Controller Operation




Direct Memory Access (DMA)

- controller can send/read data from/to any main memory address
- the CPU is oblivious to these transfers
- DMA addresses and sizes are programmed by CPU using PIO

CPU Interrupts

- controller can signal the CPU
- CPU checks for interrupts on every cycle (it's like a really fast, clock-speed poll)
- CPU jumps to controller's Interrupt Service Routine if it is interrupting

Key Observation



CPU and I/O Controller are independent processors

- they should be permitted to work in parallel
- either should be able to initiate data transfer to/from memory
- either should be able to signal the other to get the other's attention

Adding Interrupts to Simple CPU

New special-purpose CPU registers


• isDeviceInterrupting set by I/O Controller to signal interrupt

- interruptControllerID set by I/O Controller to identify interrupting device
- interruptVectorBase interrupt-handler jump table, initialized at boot time

Modified fetch-execute cycle

m[r[5] r[5] r[6]	ue) { viceInterrupting) { -4] ← r[6]; ← r[5]-4; ← pc; ← interruptVectorBase [interruptControllerID];
pc } fetch () execute }	· · · · ·

Sketching Interrupt Control Flow



Programming with I/O

Reading from Disk (a Timeline)

CPU 1. PIO to request read ... do other things ...

6. Interrupt Received Call readComplete I/O Controller

2. PIO Received, start read

wait for read to complete

3. Read completes

4. Transfer data to memory (DMA)

11

5. Interrupt CPU

First Cut at Disk Read

> Tell disk controller what block to read and where to put data



Read is finished when disk controller interrupts CPU

```
interruptVector [DISK_ID] = readComplete;
void readComplete () {
    // content of disk block 1234 is now in buf
}
```

What is wrong?

12

Generalized Disk Read

Completion Queue

stores a completion routine (and other info) for all pending operations

organized as a circular queue: add to head, consume from tail

```
struct Comp {
 void (*handler) (char*, int);
 char* buf;
int siz;
};
struct Comp compQueue[1000];
        compHead = 0;
int
       compTail = 0;
int
void asyncRead (char* aBuf, int aSiz, int aBlkNo,
          void (*aCompHandler) (char*, int)) {
 // store completion record in main memory
 compHead = (compHead + 1) \% 1000;
 compQueue [compHead].handler = aCompHandler;
 compQueue [compHead].buf = aBuf;
 compQueue [compHead].siz = aSiz;
 // use PIO to instruct disk controller to read
 scheduleRead (aBuf, aSiz, aBlkNo);
```

Timeline of Asynchronous Disk Read

Your program schedules the read

- call asyncRead, register a completion routine
- enqueue completion routine
- use PIO to tell controller which block to read and where to put the data

The disk controller performs the read

- gets data from disk surface
- uses DMA to transfer data to memory
- interrupts CPU to signal completion

Interrupt Service Routine

- dequeue next completion routine
- call completion routine so that your program can consume data ...
- return from interrupt

• Your code to request a disk read

- call asynchronous read
- specify your own completion routine

```
char buf[4096];
```

```
void askForBlock (int aBlkNo) {
    asyncRead (buf, sizeof(buf), aBlkNo, nowHaveBlock);
}
```

void nowHaveBlock (char* aBuf, int aSiz) {
 // aBuf now stores the requested disk data
}

Generalized interrupt service routine

- consumes next completion record, calling specified completion routine
- assumes I/O operations complete in order

interruptVector [DISK_ID] = diskInterruptServiceRoutine;

void diskInterruptServiceRoutine () {
 struct Comp comp = compQueue[compTail];
 compTail = (compTail + 1) % 1000;
 comp.handler (comp.buf, comp.siz);
 asm ("iret"); // return from interrupt

Synchronous vs Asynchronous

- Consider reading a block and then using its data
 - read must complete before data can be read (by nowHaveBlock)
- A synchronous approach

read (buf, siz, blkNo); nowHaveBlock (buf, siz);

- the execution of consecutive statements in a program is synchronized
- nowHaveBlock starts only after read completes and block is in memory
- An asynchronous approach

asyncRead (buf, siz, blkNo, nowHaveBlock);


- the execution of request and response is not synchronized
- the statement following asyncRead run before nowHaveBlock
- when nowHaveBlock runs, it does not have the context of its calling procedure

16

What is wrong now?

15

Sync vs Async a Closer look



Runtime stack when nowHaveBlock runs

nowHaveBlock main nowHaveBlock disk ISR

Happy System, Sad Programmer

Humans like synchrony

• we expect each step of a program to complete before the next one starts

- we use the result of previous steps as input to subsequent steps
- with disks, for example,

- we read from a file in one step and then usually use the data we've read in the next step

Computer systems are asynchronous

- the disk controller takes 10-20 milliseconds (10⁻³s) to read a block
 - CPU can execute 60 million instructions while waiting for the disk
- we must allow the CPU to do other work while waiting for I/O completion
- many devices send unsolicited data at unpredictable times
 - e.g., incoming network packets, mouse clicks, keyboard-key presses
 - we must allow programs to be interrupted many, many times a second to handle these things

Asynchrony makes programmers sad

• it makes programs more difficult to write and much more difficult to debug

Possible Solutions

Accept the inevitable

- use an event-driven programming model
 - event triggering and handling are de-coupled
- a common idiom in many Java programs
 - GUI programming follows this model
- CSP is a language boosts this idea to first-class status
- no procedures or procedure calls
- program code is decomposed into a set of sequential/synchronous processes
- processes can fire events, which can cause other processes to run in parallel
- each process has a guard predicate that lists events that will cause it to run

Invent a new abstraction

- an abstraction that provides programs the illusion of synchrony
- but, what happens when
 - a program does something asynchronous, like disk read?
 - an unanticipated device event occurs?

What's the right solution?

we still don't know — this is one of the most pressing questions we currently face

17